From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from CHN02-SH0-obe.outbound.protection.partner.outlook.cn (mail-sh0chn02on2122.outbound.protection.partner.outlook.cn [139.219.146.122]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 58A4315A86D; Mon, 29 Jun 2026 12:12:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=139.219.146.122 ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782735164; cv=fail; b=l22GaMa1J0N0aW/sMU3ia5Mu2Z0mcOgJpxCl+MROZduj4/xvXEu/mJHPL/D08a1+IImOZSS9CQpaWgcV6VBPMQ1V5k2XhDaE9g6MhFLc2fOEcqztq3+dKdi+FLXrFN+e0T5qGO1ZC35l05U0GMp0vUHNUQLCGAvC3tpOSKn3la8= ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782735164; c=relaxed/simple; bh=OKeWpuhtsXOk7ZyDHUyce0J0eqM8c0PmGJGvauYO/SU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=HUONV5ihSsA1SyUrv7kMckalabbCiCLv/DaEbsa4rH4HTRNshsLKtHfL9hUsfLSFDpMrmryZ5BBP81qf/t7G25GAnT8jc82JNHz6psYDT2K+LtrC586G6jMUyvpQPr/uc3G8DFP/kglHbB+f1/enGXk2gYAVF66ihIVCk3lKgUA= ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=starfivetech.com; spf=pass smtp.mailfrom=starfivetech.com; arc=fail smtp.client-ip=139.219.146.122 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=starfivetech.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=starfivetech.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=YI/gMsS6mp3au90Dst2ResOGz/s388erKrjwxJ9VhATVy8Eg4V8r+Nf+e46fUUise6JrWn94rHGjA/dNz3vRIUFaeaLp9xoZs65CAiJwRInqPP1bARI2zblrujFw1+jkkqzVVtKc7tCWg1bVV1FqIknzy9K9iXrOw2mPsPfJOZuSU+VhCQx1B/FvYDUedin3I3yHdvS1+jenaMSuuCRn3UZ9MkT3KYqxkNsmZXEwmafjRHG1aXdXDbubETnd6qhDFbJ3JuqzmpjO8MU/b8nlPUxaz3TRJ189J5OrkIuDdeu3QVHDbTxJnnHgnTLtwMdw0QiErg6cyd4RQb0A0cA4mg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=FE/5cMUL0MkZSoxuMgE3rR9Njrk7sgGP6ob4yyxWhmU=; b=OzFd0yPfr9xpHgKZPshC5Jty+nBrm6PikHyd7AclOznGJJX8LuSJt6NVqSfqiSDKSkI+qMacnFKR1ji/OJKT3Lvj0KhFIGoyY1e+PlPQVAKe6JW7nrNngOZHQSZLH+z0MDKTHNAvlGkMdyjaeoan/BxapKdOnvDwF/uoMhU5KguyWuCOzvnobtsco9f04HfmHHs9JoUUIuc0K694OAGPVLse74xBEPx3Wi/iUx51HnLVzODien9HHqbZtAZLwKmxliBgOoP/b9pBeC+/yAOUmIoNrAaqYhsGRjwd073wwp9YGoy1hWQLFUQucKFY0uGiXJ4W2k6dWrnXy9jG+mbUng== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=starfivetech.com; dmarc=pass action=none header.from=starfivetech.com; dkim=pass header.d=starfivetech.com; arc=none Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=starfivetech.com; Received: from ZQ2PR01MB1307.CHNPR01.prod.partner.outlook.cn (2406:e500:c550:7::14) by ZQ2PR01MB1323.CHNPR01.prod.partner.outlook.cn (2406:e500:c550:7::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.113.21; Mon, 29 Jun 2026 06:36:10 +0000 Received: from ZQ2PR01MB1307.CHNPR01.prod.partner.outlook.cn ([fe80::4386:5cc4:3bc4:4795]) by ZQ2PR01MB1307.CHNPR01.prod.partner.outlook.cn ([fe80::4386:5cc4:3bc4:4795%3]) with mapi id 15.21.0139.024; Mon, 29 Jun 2026 06:36:10 +0000 From: Hal Feng To: =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= , Philipp Zabel , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Emil Renner Berthing , Palmer Dabbelt , Paul Walmsley , Albert Ou Cc: Hal Feng , linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v20 2/3] riscv: dts: starfive: Correct pwm nodes Date: Mon, 29 Jun 2026 14:36:00 +0800 Message-ID: <20260629063601.63917-3-hal.feng@starfivetech.com> X-Mailer: git-send-email 2.43.2 In-Reply-To: <20260629063601.63917-1-hal.feng@starfivetech.com> References: <20260629063601.63917-1-hal.feng@starfivetech.com> Content-Transfer-Encoding: 8bit Content-Type: text/plain X-ClientProxiedBy: ZQ0PR01CA0025.CHNPR01.prod.partner.outlook.cn (10.2.0.214) To ZQ2PR01MB1307.CHNPR01.prod.partner.outlook.cn (10.2.1.78) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: ZQ2PR01MB1307:EE_|ZQ2PR01MB1323:EE_ X-MS-Office365-Filtering-Correlation-Id: b64d7ab6-af3d-4da6-f09e-08ded5a8b557 X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|23010399003|1800799024|376014|52116014|7416014|38350700014|18002099003|22082099003|56012099006|3023799007; X-Microsoft-Antispam-Message-Info: X4ekMa4iODd08Qx5/XjP/PB1/uzgz26iQYdDnhHHheXIBj5HuCTrXoS1CQP/BuVAYc2I5fv49NUlC9LhVlrBm6TeIQVGp0A4rD1mb/XntYf/Q6eF5/4eJdxld5UltVeqicUuUJcLb/ocR53fyQnwaJkBKlXtbGQizU2wTLAyH4W09ko8BmYIHuTv00Mo43oTSoJXXhQ2ieRXsgkttcdM9/u50b8HNJprhd6aiCiV6jk94Q4Db5YsEAROTdOYkaztkESK2Rudb0WX9uyYlELTDXWmoxhXzJC1oTS7aq1nIWNvSjv5eeIbXTd1G4DSUQ77aMh7KjiB0Mfl28oJf/qF1YxS9SsLir5rTmSa098tpNzNdrXa7d6OUFrboQjFJJAq4OynYUMy8GZGZd/A3RFUbuXK30/59gESmAJH1ji5eRMvqAA2zyJXD/4D5uNZ9FEb3xn2/opiYwizk8N22CBJunrGltzNfLnA03SjGqO64xjt4StT9VFPPLlYWgJMe9Mn90Tt9wvKtxHm+9gT4sZNM6b1rTWz2mJkrp9RR+dlkkVcLW+9/H9u8YX9NooA0Mt1 X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:ZQ2PR01MB1307.CHNPR01.prod.partner.outlook.cn;PTR:;CAT:NONE;SFS:(13230040)(366016)(23010399003)(1800799024)(376014)(52116014)(7416014)(38350700014)(18002099003)(22082099003)(56012099006)(3023799007);DIR:OUT;SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?qcTbwvoMW2LmQm05p/C2bbgrzZmrjZtX3muwhAgwXRiPQcNsYSrTx8PNPgza?= =?us-ascii?Q?FSCgmxHOAPUtNo6+BXeb9OM0Rz6aO6yf0tCR/P/ZYycu9qZbHSDubvtMq++B?= =?us-ascii?Q?Tb0zvWMK7f8NbuJB78DibT6Wf2ZU/+o/9pJ5ldygZ3kc6vaPo8jipVjkwkWn?= =?us-ascii?Q?stqcgX9/jMiopdlV4wQs7I4Xk+qLJS3Bsqw+B0Tesa2+NwpfXEiKPcpm9VSr?= =?us-ascii?Q?pPcyzBBJmYsxCp9zNLE6kQ7fbt394ZE5h0fL2Me/5pgM90qU9EM/Uasb2sPK?= =?us-ascii?Q?x9ftplyNosSP/MX6LGq5IMlubmfNy2C4IX3ZKV3dIXTgRbjZR+Nih7R4RK3o?= =?us-ascii?Q?8GDDFKkrcAGJ3mCFofQgAtjvZsd6zgJk2g1tSadMntZXcXwbwzKHUXVfwhn1?= =?us-ascii?Q?uEPtuZ4IsEdfCqPCYJbhipAObeQLb2Iy1Nf2twEVzil63ea57xy6Mil/ndb0?= =?us-ascii?Q?IOnwittZ7E2AvtzYq1pm/+NfT7nH+H47VhvXkTIrTNbph1ZFIaVBcp5W5b0Z?= =?us-ascii?Q?sm2WvXIgOqpdwDZ+exlDmy1EhEHamjScngZXC4YCpuTS6uyAH6cr5+TqWMSm?= =?us-ascii?Q?todKtYqnIXk+a1DuIB0uQKM49ZA5glO3Q3ijxNXOvNXTBGO3piwmvNV91XLI?= =?us-ascii?Q?Kltc3PfSkGaXRQbHZVIyK/X1yHkA20+sU1m7ORvd/m77EQ7m1IeinAH2P226?= =?us-ascii?Q?bYpAoy8OCv/f8VOr2t1Qe3YYiPhYM4SR82jy7wd1L/vMxToRzLVBgzbhOS5V?= =?us-ascii?Q?R++oUgo7jckDVgnu7tK8KpO5Glk9FvS4skrgn6+9wG/xif0+Z1nEEpK9FCiI?= =?us-ascii?Q?n+nH+KdMJl3v7QZQecjccgFmlxgTsV3t1bsEuYx4fqJg2CR5XMVh2cUCcJco?= =?us-ascii?Q?OXsNTRlmTUrMd4n2ObpHCN0ba6I/5mJ86bp4keVWgPtafktWPDU+A37/Gwj1?= =?us-ascii?Q?W0FFxNOW7tmAFWwzidISIAc6D0emg/Sb7yHeRtTOtdf549V2qymm3UkBVU5u?= =?us-ascii?Q?6IgbGKn/9G4wq+VGygOp7UXJimXfnu6BSJVqdy/3qdAf3TCSzr6hZ/EI4jvy?= =?us-ascii?Q?RCd8y9h0QnRCAjmpSs4sn1yuhZ7JpKswPgk42Vcx7lB0fXwAq3op69iZXpTb?= =?us-ascii?Q?Q7uL9RqBP/Mi25q+gR0OQJyj9GdRZOch5uz5jI/67LmvbNE4C7sCUWN7MwKu?= =?us-ascii?Q?L3J4W83VAMcfaxz6SNAPl/FLqG0Y2rhQsjFFHflbdPJwoYisldtvPDrGxDc/?= =?us-ascii?Q?gs81PyqG3arH+uqbv3osmCoh7nRSa20hyZCxUO42yh4lFtBS/+xE4kOa+529?= =?us-ascii?Q?+eBLJ87piVJvG95MUEiK0IPS6PXfO5w74VUWnU0t7MI5ZuM9zf6HYUMpHjJm?= =?us-ascii?Q?xH1Ftl6MkPWaIEQwm1kLG48Fn4v1bopKro/d8KE0MmU7M8ErdxqVZS07jCfx?= =?us-ascii?Q?zOmgJUgNZfDUZaMGwn/X/bZkD4LEnTx29idkcfnMtxa4CwQQJrMRnpc9iQNg?= =?us-ascii?Q?jU8PadUttI94CTKCeBZlh/gldNEdcQ4moUcRmPh49ON78Zt6+A7HEJh5qWsd?= =?us-ascii?Q?BalZDM+I+3B8bBdazr0Dzw/algBrhCgdGF9qfzwTOzhxEJEzSpsb+ARdUgWZ?= =?us-ascii?Q?NN5PHfXZXOIxlyC1ju2CBsBRejgrX5Jl25oHQ3pDeURxOD0V1bKobUciJ5wi?= =?us-ascii?Q?eynxdG0vnHj25ZyoGbN69ZVWK7DEhTvoYYJsp8BKfuTgyCKDUWmk20DYi1pE?= =?us-ascii?Q?SxYalY3YKATg5LZIrGRHPoKYoy2gS+8=3D?= X-OriginatorOrg: starfivetech.com X-MS-Exchange-CrossTenant-Network-Message-Id: b64d7ab6-af3d-4da6-f09e-08ded5a8b557 X-MS-Exchange-CrossTenant-AuthSource: ZQ2PR01MB1307.CHNPR01.prod.partner.outlook.cn X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Jun 2026 06:36:10.7893 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 06fe3fa3-1221-43d3-861b-5a4ee687a85c X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: bKep4v3tAZwWfCEj22QnhWfFWT68QZhmy6AqZvJf8lqceXtphEhfXc08r/OtiH3LJoXhH3gTOStkbLKql2NyEYenRSciBJ+eajXItaBy6p4= X-MS-Exchange-Transport-CrossTenantHeadersStamped: ZQ2PR01MB1323 Each of the StarFive JH7100/JH7110 SoCs has 8 OpenCores PTC IP cores. One OpenCores PTC IP core can output one PWM channel. Change the register size to 0x10, since an OpenCores PTC IP has only 4 32-bit registers: CNTR, HRC, LRC and CTRL. Signed-off-by: Hal Feng --- .../boot/dts/starfive/jh7100-common.dtsi | 28 ++++++-- arch/riscv/boot/dts/starfive/jh7100.dtsi | 67 ++++++++++++++++++- .../boot/dts/starfive/jh7110-common.dtsi | 27 ++++++-- .../boot/dts/starfive/jh7110-milkv-mars.dts | 6 +- .../dts/starfive/jh7110-milkv-marscm.dtsi | 6 +- .../dts/starfive/jh7110-pine64-star64.dts | 6 +- .../jh7110-starfive-visionfive-2-lite.dtsi | 6 +- .../jh7110-starfive-visionfive-2.dtsi | 6 +- arch/riscv/boot/dts/starfive/jh7110.dtsi | 67 ++++++++++++++++++- 9 files changed, 198 insertions(+), 21 deletions(-) diff --git a/arch/riscv/boot/dts/starfive/jh7100-common.dtsi b/arch/riscv/boot/dts/starfive/jh7100-common.dtsi index ae1a6aeb0aea..85106545090e 100644 --- a/arch/riscv/boot/dts/starfive/jh7100-common.dtsi +++ b/arch/riscv/boot/dts/starfive/jh7100-common.dtsi @@ -199,13 +199,23 @@ GPO_I2C2_PAD_SDA_OEN, }; }; - pwm_pins: pwm-0 { - pwm-pins { + pwm0_pins: pwm0-0 { + pwm0-pins { pinmux = , - ; + bias-disable; + drive-strength = <35>; + input-disable; + input-schmitt-disable; + slew-rate = <0>; + }; + }; + + pwm1_pins: pwm1-0 { + pwm1-pins { + pinmux = ; @@ -359,9 +369,15 @@ &osc_aud { clock-frequency = <27000000>; }; -&pwm { +&pwm0 { + pinctrl-names = "default"; + pinctrl-0 = <&pwm0_pins>; + status = "okay"; +}; + +&pwm1 { pinctrl-names = "default"; - pinctrl-0 = <&pwm_pins>; + pinctrl-0 = <&pwm1_pins>; status = "okay"; }; diff --git a/arch/riscv/boot/dts/starfive/jh7100.dtsi b/arch/riscv/boot/dts/starfive/jh7100.dtsi index 7de0732b8eab..90438df1f74d 100644 --- a/arch/riscv/boot/dts/starfive/jh7100.dtsi +++ b/arch/riscv/boot/dts/starfive/jh7100.dtsi @@ -360,9 +360,72 @@ watchdog@12480000 { <&rstgen JH7100_RSTN_WDT>; }; - pwm: pwm@12490000 { + pwm0: pwm@12490000 { compatible = "starfive,jh7100-pwm", "opencores,pwm-v1"; - reg = <0x0 0x12490000 0x0 0x10000>; + reg = <0x0 0x12490000 0x0 0x10>; + clocks = <&clkgen JH7100_CLK_PWM_APB>; + resets = <&rstgen JH7100_RSTN_PWM_APB>; + #pwm-cells = <3>; + status = "disabled"; + }; + + pwm1: pwm@12490010 { + compatible = "starfive,jh7100-pwm", "opencores,pwm-v1"; + reg = <0x0 0x12490010 0x0 0x10>; + clocks = <&clkgen JH7100_CLK_PWM_APB>; + resets = <&rstgen JH7100_RSTN_PWM_APB>; + #pwm-cells = <3>; + status = "disabled"; + }; + + pwm2: pwm@12490020 { + compatible = "starfive,jh7100-pwm", "opencores,pwm-v1"; + reg = <0x0 0x12490020 0x0 0x10>; + clocks = <&clkgen JH7100_CLK_PWM_APB>; + resets = <&rstgen JH7100_RSTN_PWM_APB>; + #pwm-cells = <3>; + status = "disabled"; + }; + + pwm3: pwm@12490030 { + compatible = "starfive,jh7100-pwm", "opencores,pwm-v1"; + reg = <0x0 0x12490030 0x0 0x10>; + clocks = <&clkgen JH7100_CLK_PWM_APB>; + resets = <&rstgen JH7100_RSTN_PWM_APB>; + #pwm-cells = <3>; + status = "disabled"; + }; + + pwm4: pwm@12498000 { + compatible = "starfive,jh7100-pwm", "opencores,pwm-v1"; + reg = <0x0 0x12498000 0x0 0x10>; + clocks = <&clkgen JH7100_CLK_PWM_APB>; + resets = <&rstgen JH7100_RSTN_PWM_APB>; + #pwm-cells = <3>; + status = "disabled"; + }; + + pwm5: pwm@12498010 { + compatible = "starfive,jh7100-pwm", "opencores,pwm-v1"; + reg = <0x0 0x12498010 0x0 0x10>; + clocks = <&clkgen JH7100_CLK_PWM_APB>; + resets = <&rstgen JH7100_RSTN_PWM_APB>; + #pwm-cells = <3>; + status = "disabled"; + }; + + pwm6: pwm@12498020 { + compatible = "starfive,jh7100-pwm", "opencores,pwm-v1"; + reg = <0x0 0x12498020 0x0 0x10>; + clocks = <&clkgen JH7100_CLK_PWM_APB>; + resets = <&rstgen JH7100_RSTN_PWM_APB>; + #pwm-cells = <3>; + status = "disabled"; + }; + + pwm7: pwm@12498030 { + compatible = "starfive,jh7100-pwm", "opencores,pwm-v1"; + reg = <0x0 0x12498030 0x0 0x10>; clocks = <&clkgen JH7100_CLK_PWM_APB>; resets = <&rstgen JH7100_RSTN_PWM_APB>; #pwm-cells = <3>; diff --git a/arch/riscv/boot/dts/starfive/jh7110-common.dtsi b/arch/riscv/boot/dts/starfive/jh7110-common.dtsi index a7a1c09a2c90..64de468f2c31 100644 --- a/arch/riscv/boot/dts/starfive/jh7110-common.dtsi +++ b/arch/riscv/boot/dts/starfive/jh7110-common.dtsi @@ -326,9 +326,14 @@ uboot@100000 { }; }; -&pwm { +&pwm0 { pinctrl-names = "default"; - pinctrl-0 = <&pwm_pins>; + pinctrl-0 = <&pwm0_pins>; +}; + +&pwm1 { + pinctrl-names = "default"; + pinctrl-0 = <&pwm1_pins>; }; &spi0 { @@ -528,12 +533,22 @@ GPOEN_ENABLE, }; }; - pwm_pins: pwm-0 { - pwm-pins { + pwm0_pins: pwm0-0 { + pwm0-pins { pinmux = , - ; + bias-disable; + drive-strength = <12>; + input-disable; + input-schmitt-disable; + slew-rate = <0>; + }; + }; + + pwm1_pins: pwm1-0 { + pwm1-pins { + pinmux = ; bias-disable; diff --git a/arch/riscv/boot/dts/starfive/jh7110-milkv-mars.dts b/arch/riscv/boot/dts/starfive/jh7110-milkv-mars.dts index 21873612d993..54013c70f4b4 100644 --- a/arch/riscv/boot/dts/starfive/jh7110-milkv-mars.dts +++ b/arch/riscv/boot/dts/starfive/jh7110-milkv-mars.dts @@ -68,7 +68,11 @@ &phy0 { motorcomm,tx-clk-adj-enabled; }; -&pwm { +&pwm0 { + status = "okay"; +}; + +&pwm1 { status = "okay"; }; diff --git a/arch/riscv/boot/dts/starfive/jh7110-milkv-marscm.dtsi b/arch/riscv/boot/dts/starfive/jh7110-milkv-marscm.dtsi index 025471061d43..31afac27b86d 100644 --- a/arch/riscv/boot/dts/starfive/jh7110-milkv-marscm.dtsi +++ b/arch/riscv/boot/dts/starfive/jh7110-milkv-marscm.dtsi @@ -87,7 +87,11 @@ &phy0 { motorcomm,tx-clk-adj-enabled; }; -&pwm { +&pwm0 { + status = "okay"; +}; + +&pwm1 { status = "okay"; }; diff --git a/arch/riscv/boot/dts/starfive/jh7110-pine64-star64.dts b/arch/riscv/boot/dts/starfive/jh7110-pine64-star64.dts index aec7ae3d1f5b..a9e82f25efde 100644 --- a/arch/riscv/boot/dts/starfive/jh7110-pine64-star64.dts +++ b/arch/riscv/boot/dts/starfive/jh7110-pine64-star64.dts @@ -95,7 +95,11 @@ &phy1 { motorcomm,tx-clk-100-inverted; }; -&pwm { +&pwm0 { + status = "okay"; +}; + +&pwm1 { status = "okay"; }; diff --git a/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2-lite.dtsi b/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2-lite.dtsi index f8797a666dbf..85b56a72dff7 100644 --- a/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2-lite.dtsi +++ b/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2-lite.dtsi @@ -74,7 +74,11 @@ &phy0 { tx-internal-delay-ps = <1500>; }; -&pwm { +&pwm0 { + status = "okay"; +}; + +&pwm1 { status = "okay"; }; diff --git a/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi b/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi index edc8f4588133..35208f95cd3d 100644 --- a/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi +++ b/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi @@ -73,7 +73,11 @@ &pcie1 { status = "okay"; }; -&pwm { +&pwm0 { + status = "okay"; +}; + +&pwm1 { status = "okay"; }; diff --git a/arch/riscv/boot/dts/starfive/jh7110.dtsi b/arch/riscv/boot/dts/starfive/jh7110.dtsi index 9c3e4598747e..82ea63f715b0 100644 --- a/arch/riscv/boot/dts/starfive/jh7110.dtsi +++ b/arch/riscv/boot/dts/starfive/jh7110.dtsi @@ -846,9 +846,72 @@ i2stx1: i2s@120c0000 { status = "disabled"; }; - pwm: pwm@120d0000 { + pwm0: pwm@120d0000 { compatible = "starfive,jh7110-pwm", "opencores,pwm-v1"; - reg = <0x0 0x120d0000 0x0 0x10000>; + reg = <0x0 0x120d0000 0x0 0x10>; + clocks = <&syscrg JH7110_SYSCLK_PWM_APB>; + resets = <&syscrg JH7110_SYSRST_PWM_APB>; + #pwm-cells = <3>; + status = "disabled"; + }; + + pwm1: pwm@120d0010 { + compatible = "starfive,jh7110-pwm", "opencores,pwm-v1"; + reg = <0x0 0x120d0010 0x0 0x10>; + clocks = <&syscrg JH7110_SYSCLK_PWM_APB>; + resets = <&syscrg JH7110_SYSRST_PWM_APB>; + #pwm-cells = <3>; + status = "disabled"; + }; + + pwm2: pwm@120d0020 { + compatible = "starfive,jh7110-pwm", "opencores,pwm-v1"; + reg = <0x0 0x120d0020 0x0 0x10>; + clocks = <&syscrg JH7110_SYSCLK_PWM_APB>; + resets = <&syscrg JH7110_SYSRST_PWM_APB>; + #pwm-cells = <3>; + status = "disabled"; + }; + + pwm3: pwm@120d0030 { + compatible = "starfive,jh7110-pwm", "opencores,pwm-v1"; + reg = <0x0 0x120d0030 0x0 0x10>; + clocks = <&syscrg JH7110_SYSCLK_PWM_APB>; + resets = <&syscrg JH7110_SYSRST_PWM_APB>; + #pwm-cells = <3>; + status = "disabled"; + }; + + pwm4: pwm@120d8000 { + compatible = "starfive,jh7110-pwm", "opencores,pwm-v1"; + reg = <0x0 0x120d8000 0x0 0x10>; + clocks = <&syscrg JH7110_SYSCLK_PWM_APB>; + resets = <&syscrg JH7110_SYSRST_PWM_APB>; + #pwm-cells = <3>; + status = "disabled"; + }; + + pwm5: pwm@120d8010 { + compatible = "starfive,jh7110-pwm", "opencores,pwm-v1"; + reg = <0x0 0x120d8010 0x0 0x10>; + clocks = <&syscrg JH7110_SYSCLK_PWM_APB>; + resets = <&syscrg JH7110_SYSRST_PWM_APB>; + #pwm-cells = <3>; + status = "disabled"; + }; + + pwm6: pwm@120d8020 { + compatible = "starfive,jh7110-pwm", "opencores,pwm-v1"; + reg = <0x0 0x120d8020 0x0 0x10>; + clocks = <&syscrg JH7110_SYSCLK_PWM_APB>; + resets = <&syscrg JH7110_SYSRST_PWM_APB>; + #pwm-cells = <3>; + status = "disabled"; + }; + + pwm7: pwm@120d8030 { + compatible = "starfive,jh7110-pwm", "opencores,pwm-v1"; + reg = <0x0 0x120d8030 0x0 0x10>; clocks = <&syscrg JH7110_SYSCLK_PWM_APB>; resets = <&syscrg JH7110_SYSRST_PWM_APB>; #pwm-cells = <3>; -- 2.43.2