From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-yx1-f50.google.com (mail-yx1-f50.google.com [74.125.224.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D0B7A33689F for ; Thu, 2 Jul 2026 17:10:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.224.50 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1783012227; cv=none; b=tLoBJfi2aSYQ2/uDwevLG4fGmSDJRG7Um3CMvRFEbRFM7IPTy8JHf0zBBDukIkAHocZKiutrkWDdDHIwC7rmjH5p/ESMD6ck8dmxavxvMUYRubPTGco8w3GifQx6IrPtnrf/h8adDy0/TtEnGuHJcjPClBVLldvd7bEXtGjuRmE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1783012227; c=relaxed/simple; bh=ZACK+Wxf4gf4Bv0H2VF868lUB/6WpdvSpaEj4a+bI0k=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=F7xvXCtnHJ1nfs9MMzTWMD4xijdXADf0L5hlZkVnZf0l51EU81HvHbWF5zZR4qMvYwdA8SBgrQN9kNMS/OS1FsuW7ZoXg8KsNiccyKgeIAmRVM7OK3PDjBDd1lVcAQri5xK+OimZhvkPjwPuhHxVhwe7fgAFxnmdwG58hwZNjvo= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=IM0tK08i; arc=none smtp.client-ip=74.125.224.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="IM0tK08i" Received: by mail-yx1-f50.google.com with SMTP id 956f58d0204a3-664ae993e4bso1673797d50.0 for ; Thu, 02 Jul 2026 10:10:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1783012225; x=1783617025; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ZACK+Wxf4gf4Bv0H2VF868lUB/6WpdvSpaEj4a+bI0k=; b=IM0tK08ikpkxcrfEuQhI4/laVl19CjL1ollOZz48UDcn8FBHXPdCfRr2cF8DV9LUt+ u5P2ymIAAJp2s5HZceacwqe4Z1aDST3PBIlxk3V1Tx9JQ1KvTFxqMz1tRF1eZG78AEDK 1EPiOritK3Rv8HIreYNQPaezPcuxh9EMYqXf5raU10VB06cK/9y6ETEfmRNZ8KP2Jg4F ab8yqx3i4Uq+Yn8arQxAcYD+tqF/Red2hfHeNeB4TwhEZMux2BdZRHJxEGHfmHbac6nB E/MH7kkUWGgBNUHRBzOJ+aG1TF5bQtcNehEECq4tgmZmC5n58vOiegK0C1BAM6eHfHtk ArQQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1783012225; x=1783617025; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=ZACK+Wxf4gf4Bv0H2VF868lUB/6WpdvSpaEj4a+bI0k=; b=s+hOc0G++SMn9RrMpmAQbyxiL37CsoLEdaqMxtdfizwmGqfV2uYt61neeh42JOf4+2 xTDfLWAuklPWOLXbzrJaCNJwOgxIQ/jtoHTO8Rfi9wflluJ3VUiD4RH1rcDQvNujkNBb NEfkuBNO/3u2fPaEYaVhWGIrFWoBo0n3YQ9bHcYVcpDP2Q0kq+xnBsAz6/+bBJpeziDn GNOLTJzhjz3B613Ft1tIReX+0SPH/F9LIdCaf1eX4jgnhv2mDCYw8ShROaarWonyEbRQ RJRtfdmFlO/i6MqCZolOOIxnuM9a0b/8U4zRPfmwZ/EyCDwMtdmdjVbLW+FOSUttlglC itpw== X-Forwarded-Encrypted: i=1; AHgh+RoVu5vWLSYfZ/e5rwLTR7UoG9HtVKNtxyxTScBSlEmw8+WFfj7CnZYISz7lP5rt6As1Y6/aGNIrE6vfKjY=@vger.kernel.org X-Gm-Message-State: AOJu0YwYwuHBnGWYPoLChuvB8Zc5sxETIqgdBWdlHDiYURe5IrOcX/vq DCLyM224z/PblkGytkNLCDJeFAtpYx5wEW3C2X2gpLXcLm/qTT906eTj X-Gm-Gg: AfdE7clb6GoKMmsMJO/ETKSj5gE0IW4pRYSOfakepixqBwFkWk+eaGFBYhpDS2C/Y+W WYESFkM2OwIpr7mvmkXb8k5oOMgWy21niMfzyRuuikAV0M7D/8xTNIxKdEOlrMsdGqpi6y/vXZ0 +g3xytPJ526RsBLmEs/ji/Dcx8scnXj9s3o2QZdlyIXf8vnf49IMWtmB6t3jWQ3R4EBIZqqVBR4 BMYKbdRASmJK3bCkgPB4DeKA4Io8DHI0VNJ8vqGolhAu1HxNIadronTfq0gZItiCSEL4unfAZp3 eeQPj2dEY3P2E0mG7i3tf+pPCKA3pSBrYpzw0VrzCdOfd9/3TzSVQYlw+j29MiwtPcrhbf+u3/A KXk7jx7Fuha3UjJ3BeHkSAv5GYplBasKaJsSBv0qQZJJfrUP/JAr/FtXZemc9K68kYDxe+T290U 2BouR+0dlJ0qT749vwlzATZRAmjjjdMO2it4xEKxbLAMvHELiv7pSBQm7RDMcN X-Received: by 2002:a05:690e:2447:b0:664:f562:1fa5 with SMTP id 956f58d0204a3-66636ba95e5mr448218d50.46.1783012223973; Thu, 02 Jul 2026 10:10:23 -0700 (PDT) Received: from AMD.home.local (dhcp-9-244-8-156.gobrightspeed.net. [9.244.8.156]) by smtp.gmail.com with ESMTPSA id 956f58d0204a3-66624021a75sm1354880d50.11.2026.07.02.10.10.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 02 Jul 2026 10:10:23 -0700 (PDT) From: Enzo Adriano To: Junhui Liu Cc: Andre Przywara , Brian Masney , Michael Turquette , Stephen Boyd , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Philipp Zabel , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Richard Cochran , linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, netdev@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH RFC 4/8] clk: sunxi-ng: a733: Add PLL clocks support Date: Thu, 2 Jul 2026 13:10:20 -0400 Message-ID: <20260702171020.836546-1-enzo.adriano.code@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260310-a733-clk-v1-4-36b4e9b24457@pigmoral.tech> References: <20260310-a733-clk-v1-4-36b4e9b24457@pigmoral.tech> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Hi Junhui, Register check for the PLLs against the public A733 User Manual V0.92: 13 of the 14 PLL control registers match the manual's offsets (PLL_DDR 0x0020 through PLL_DE 0x02E0, section 4.1.6.1 onwards). The one exception is pll-ref at 0x0000: the manual's CCU register list starts at 0x0020 (PLL_DDR), so the PLL_REF control register is not in the public V0.92 document. It does match the vendor kernel's CCU (SUN60IW2_PLL_REF_CTRL_REG 0x0000), so a short provenance note near the definition might help future readers, same as for the other vendor-sourced entries discussed in this thread. For what it's worth, on a Radxa Cubie A7S (26 MHz DCXO) we can confirm at runtime that pll-ref produces the normalized 24 MHz reference with the hosc-side clocks reading 26 MHz, so the modeling demonstrably works on hardware. Thanks, Enzo