From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ED3013B5310 for ; Wed, 8 Jul 2026 16:59:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1783529983; cv=none; b=hqGSQksjMd5Mb6M5BITL2yqxRHrJIksqYtRPP9dySIMJhcF29eO+kn5wgczjco9/CERn8mAsZZr1AedaP3JNbz7aw81JLdH/9LrFGVgdpIl4tj9EjIyhdNyrE2LsCb0ugds1eV8rQpkblLAnRPCkNuvLXzWqGhM3+edTPr2eg3c= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1783529983; c=relaxed/simple; bh=GehVWmNtsGJvh9eVVcAzNgbKC6kD+Tar+PIqAhQbGxo=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version; b=YIXXLnyRRMwXmJ07JVhKXoC9iM2jqMDf8xH+5nLuK5N1l8XJERn5GF50IL0bxpxqF0NIhionIAUInq3FAmcqGFsz86Z0rKWWlxn6yQ0mCPMo2e+a0V5s19Pi7BQbo5HszKVL1W7y3uf7LKk/wovT5KimoX6Az8Pry8WpbSYCBsw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=kaDLjZ2Y; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="kaDLjZ2Y" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-493bc8fda98so7225965e9.0 for ; Wed, 08 Jul 2026 09:59:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1783529979; x=1784134779; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to:content-type; bh=Zq3p9Jd1uMf+zvKdqsUxTIR3QC8XpydmsK8x33evoe0=; b=kaDLjZ2YlgiwnXatzQ6tsppfEwNY5yvHIRJxaKcpH2ACII1/ZJCEF3x85CQw+omKa5 m4VZexJ5GrFPW1drmu0tKD3dyYA1Q+frB1iCkJ6QYNAGAwmu+lTINSzybwQ8upxkABgZ WiHb9bthnkswd2N+c0SpivSVjJWW9c0z+H1ZsKiYuKE5JfgTjGCQGbcqG2psexVMQ+lr AOuHRYRZi0cfmutlaGSOuJvpQei0KrkatVJw0EoBmJbBhHPXJEOodMZmPLjrEmAJhbOZ hEChO7gl3BUpXFZs98RRx/Gy+6EjOruWKGWO7im/2FQCfGNxSHfJ6fdBP+ogysBh2a83 JAYg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1783529979; x=1784134779; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to:content-type; bh=Zq3p9Jd1uMf+zvKdqsUxTIR3QC8XpydmsK8x33evoe0=; b=l5bypzlbuAfo16BHh6CnEDXxyYmzzidS4pSDnkXw0uHIjLrPbHnHXPDWFPrxPRA3r7 3Kq4NXOLa4GqnUo4Xj7tH3hYEDIrf5HOhiJD1DajQOOs/PdHZxf08GZLdF9cc78SJHSW xJbLKcEh9sZSE7PfggDMixhs8PHix4ZAagBgtBujNb6MsTHJOfzRddZz8Yj9vaaIxokU qfZElS2uny+eyzHdwhlO+/9zPIGPFjo8t3L/5iHddj8+W2AlZFdbJaWRYsiruB/UdHAW MceOTVbfINZZiE/AdRWRZyTZpFhYwFJ3y8iHghFG3s6mUY7PIzwqwVzVusrFYXz/GoVT Gz5A== X-Forwarded-Encrypted: i=1; AHgh+Ro1biY23B/PuZxd9EjUdaU8x1mvbls0BHJlHtjORNXT53ahCNC17e7tPYcmnBJu5OzqNjFhpyLVXRtqb4g=@vger.kernel.org X-Gm-Message-State: AOJu0YzA/jC1VGzgTg7zBvbs1jzBvTIV5FOfK4gzstjkVImWct8DiEyP Olkj8G6NzCL1LGQlavi79CZWMPtKMihELNkzHfkAbvSY/bQHKZoq/kT3 X-Gm-Gg: AfdE7cmZKS2I8oZrLrIRSZOy0/3EEDYN5ixCEx2kTwpzUhR3UXFNNSrBQVT1OhUfngQ TpxgijEhkSv9TcPr7T0VJdZ++bOjoT4AUgFEFeu1BXDFqwardTmvNwjhKHw2OsMaKkzQ8bF/rC6 TLD3CRzYSUM3QVP9EmZIfjdPwTCqUwT3pv0ultoJn4yqJCGa/7HlKC8sV460TqMX5Rq5sjtpDve eI+2hH5x3JP7q4qmTeRbCy2egWsJCqHUBGe+h7Dk4OlxbUp02XXn6eRJ62xUGzulnsEFfGMy6Ep PHkY/7F6gPew9+XuAjtfRO8W3nkXMvARpVeZ9+pHYUIARiZVRuFlRV88XoSZdMNcI8UcmYmn87b O88P/NQJ6shJ5hb6XpfEuYgGBGoP1QKTP9VDHiGRzXI7sgjB/QSe2xKx37EZGHOFTXBPryYODO2 Vv+JdolWLkT84kg8hKU8lVE7g= X-Received: by 2002:a05:600c:b90:b0:493:e97c:10e0 with SMTP id 5b1f17b1804b1-493e97c10f4mr6839135e9.35.1783529978222; Wed, 08 Jul 2026 09:59:38 -0700 (PDT) Received: from taln60.nuvoton.co.il ([212.199.177.18]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-493e0faed92sm141201035e9.9.2026.07.08.09.59.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 08 Jul 2026 09:59:37 -0700 (PDT) From: Tomer Maimon To: andrew@codeconstruct.com.au, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: openbmc@lists.ozlabs.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, avifishman70@gmail.com, tmaimon77@gmail.com, tali.perry1@gmail.com, venture@google.com, yuenn@google.com, benjaminfair@google.com Subject: [PATCH v8 0/4] arm64: dts: nuvoton: add NPCM845 SoC and EVB support Date: Wed, 8 Jul 2026 19:59:25 +0300 Message-Id: <20260708165929.2233934-1-tmaimon77@gmail.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable This series fixes the remaining timer binding issue and adds device tree=0D support for peripherals on the Nuvoton NPCM845 SoC and its Evaluation=0D Board (EVB).=0D =0D The first patch drops the undocumented timer0 clock-names property.=0D The second patch reorders timer0 and PECI so the APB child nodes stay in=0D ascending unit-address order.=0D The third patch introduces peripheral nodes for Ethernet, MMC, SPI, USB,=0D RNG, ADC, PWM-FAN, I2C, and OP-TEE firmware in the NPCM845 SoC device=0D tree.=0D The fourth patch enables these peripherals for the NPCM845-EVB, adding=0D MDIO nodes, reserved memory, aliases, and board-specific configurations=0D such as PHY modes and SPI flash partitions.=0D =0D The NPCM8XX device tree was tested on NPCM845 evaluation board.=0D =0D Addressed comments from:=0D - sashiko-bot=0D =0D Changes since version 7:=0D - modify timer place.=0D - add PSPI to commit message.=0D =0D Changes since version 6:=0D - remove IPMI i2C device.=0D - Add FIX enable property.=0D - Keep patches 1-3 unchanged.=0D =0D Changes since version 5:=0D - Add no-map to the tip_reserved firmware memory region.=0D - Drop the unsupported snps,eee-force-disable property from gmac1.= =0D - Rework the FIU0 boot flash layout into nested fixed-partitions=0D under the bmc container.=0D - Keep patches 1-3 unchanged.=0D =0D Changes since version 4:=0D - Split the timer0 clock-names cleanup into a separate first patch.= =0D - Remove nuvoton,sysgcr from udc8 and udc9.=0D - Rename apb: bus@f0000000 back to apb.=0D - Rename spix-mode to nuvoton,spix-mode.=0D - Keep cooling-levels as 32-bit cells while encoding fan-tach-ch=0D as /bits/ 8.=0D =0D Changes since version 3:=0D - reomve tmp100.=0D =0D Changes since version 2:=0D - Fix dts warning=0D - Arrange node order by ascending unit address.=0D =0D Changes since version 1:=0D - Fix commit message=0D - Fix dtbs_check warnings.=0D Tomer Maimon (4): arm64: dts: nuvoton: npcm845: Drop redundant timer clock-names arm64: dts: nuvoton: npcm845: Reorder timer0 and PECI nodes arm64: dts: nuvoton: npcm845: Add peripheral nodes arm64: dts: nuvoton: npcm845-evb: Add peripheral nodes .../dts/nuvoton/nuvoton-common-npcm8xx.dtsi | 721 +++++++++++++++++- .../boot/dts/nuvoton/nuvoton-npcm845-evb.dts | 404 ++++++++++ .../boot/dts/nuvoton/nuvoton-npcm845.dtsi | 7 + 3 files changed, 1115 insertions(+), 17 deletions(-) --=20 2.34.1