From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pf1-f172.google.com (mail-pf1-f172.google.com [209.85.210.172]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8E7B22D47E9 for ; Thu, 16 Jul 2026 20:30:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.172 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784233802; cv=none; b=XCn3eGKUiwIwRdti4c3ZUZJEqDao6Ces1XYPxy8WLyxnH40RdVAmzB+kohcJJtz2lfsmXM/TX8FQz7+KxecqoR6AYD35+6tfgJTHGv+Zc04PyNECso0qYAyak0ZIsxuATfPL46lSeQzaX1RWB/Yxo7SeqiUjBxmT07bx/i8wn+k= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784233802; c=relaxed/simple; bh=wxjMkKsreed/7e27ZFCOcBPSRd1CCOhvpMtbH7hHHS8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=fy/F0AdnYthANlmH+U0Xswc1aQjTpa6YtWCPULCB5vfgjVLYpL60G4P40vWjBZV/NqgyyMvKBNsbASUlz0rSWbnikloAxpJL9pIiz9LEaFeJBl/oH5JN0v1m5RSdzU9xVAAztEJhwmL8kqNUrcpXTHTXCeBzBVcBNI9Fe3L4vIY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=hRBbhsTK; arc=none smtp.client-ip=209.85.210.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="hRBbhsTK" Received: by mail-pf1-f172.google.com with SMTP id d2e1a72fcca58-84864086bfeso7566930b3a.1 for ; Thu, 16 Jul 2026 13:30:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784233800; x=1784838600; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=hp0UXZl7o8CuN52LDd3te+0pDBgn+7llmGMGyUuUZGw=; b=hRBbhsTKEdTg36fiC/xe8U63faTFdfBKjjswiqIIw+eKgdgV+21dV9+Awaew03yKuY pPM2Dscu1Q55GNH+y/17J0c0xVPXNnt9asJ/0Tcr7+NBuAUYPvrWe2XWOMhzjYP3ZW0y RXotSOTn/P+xZFf2q1kchymiGrIZYRcogqapqmrQluc1RDNx8qsRUkBOGxvZzzvdy0/i A3ToJfC48I5V57PI2HuOPM4Estl0rv6roaj0lexKj8ZcpZ7Waw95XKWUuBHkpSEyTe1B OULvSHtIQ8zUm9gi3NHZszQMU7b5006Jv9Dmzo/qPijH00b5V3osTzBMl4mGvx8Jebbi hJKg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784233800; x=1784838600; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=hp0UXZl7o8CuN52LDd3te+0pDBgn+7llmGMGyUuUZGw=; b=LF+RI2tOYexfsNs23SJqBtcSoIMjDPjs/Tusj3p5uU+3vMF/Il8ZdoFpgLQs6olJGc L78Dmq9gxCWgsP7X+RoQ/ifPalhAlTtdYvjd99Ge9nc7L1AGaKs7TGSWbivyDh3NErBJ 6QHmXadIzGchOe9MHvUyIj3cvQrlj00xBQgZvOXOxMYaxdzyeOiMFkWAe9WDt0CW7kNY fK0mYd8f/ptp8E6e+YMI824j/QpTHW8ZoltmR10MojtKs63kwfK+bDSFWAxu2VBXiMP1 t4e4wCuJ7P2ezU8QzNxPVxgEA1zwU8D0NF41ATg7lB/I8wvwEYlE4q25JpAd95LQFOSv tP5w== X-Forwarded-Encrypted: i=1; AHgh+RrbP+m++DQxs2yGuTA3pACGx8Qlxjrw/87YlpRqcJDxjGyymagTDzlUnyFwAp3lZjmGqQg+mjj/nrXTvck=@vger.kernel.org X-Gm-Message-State: AOJu0YyegpfUD5gEZUIXH5Sc+bE/hc3d0RiC6BLqCRR7O3agiPPAuEM4 WRPsk8QJu/BmmohxfAs9r76OFrfQiQGghVx4U7X3/zg6ps9wh6C2xP/H X-Gm-Gg: AfdE7clg/WOdM34R9Xl09d9dsnAMy6RYAIPw2IShKuTg439MsxNgSkA3fDrUky9AaMU jD8/ne5i+iojWc6yVaP9m1qxQIjeQehUbgnbIsILKtVI5TgPBT+K9Rqx/FmEbiOrdV9nn4pUFBm M36pBJSq6gYMmXPAfHuSdxNd+8Q9/0/pwNLiZr+be1iQ3b2XqW0gqfSuGUXDyveBnKLon8uuqR3 5F7BZVUDXugXKuOKWYhe13yp4bIsbA62aqHYB9LD229nGQjYnXxmRlXfybYYvc/Al4e6Otm1kXp ILYaSnYj8URtneQTcTTpl/KM4rmIZNCeSiklVAiq29K0DK4yjO/YrGVgZFGwxYlLFqJ+OO1k9Ff aVc5ObAT7E4oIy+lji17FvehRSyk73oP9U33knc1OnRq2xvSK25cYFrSBD7x8U4nvVc4yIsFUlR LzvsVmqKBQe6WcGsKB7jmVV+t+iIl33a/1UrsYSHdET/xQs9ENuUN94Ou7hzIqLshkC/2PZ5J0t snErLs6n3bln0dwxzURkg6Qka0Graw0MZcF21GBEcATn0YOaVZEAao= X-Received: by 2002:a05:6a00:b87:b0:848:63fb:fd93 with SMTP id d2e1a72fcca58-84a55894cbcmr11883404b3a.50.1784233799713; Thu, 16 Jul 2026 13:29:59 -0700 (PDT) Received: from ryzen.lan ([2601:644:8000:7a86::e35]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-84a4f26f703sm5536776b3a.17.2026.07.16.13.29.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Jul 2026 13:29:59 -0700 (PDT) From: Rosen Penev To: dmaengine@vger.kernel.org Cc: Vinod Koul , Frank Li , linux-kernel@vger.kernel.org (open list) Subject: [PATCHv2 3/4] dma: fsl_raid: keep MMIO bases as void __iomem and cast at access Date: Thu, 16 Jul 2026 13:29:48 -0700 Message-ID: <20260716202949.677290-4-rosenp@gmail.com> X-Mailer: git-send-email 2.55.0 In-Reply-To: <20260716202949.677290-1-rosenp@gmail.com> References: <20260716202949.677290-1-rosenp@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The fsl_re_ctrl and fsl_re_chan_cfg structures describe memory-mapped RAID Engine registers accessed only via ioread32be()/iowrite32be(), yet the pointers to them (re_regs in struct fsl_re_drv_private, and jrregs in struct fsl_re_chan) were not __iomem-qualified, so sparse emitted "different address spaces" warnings for every register access. Store both MMIO bases as a plain void __iomem * and derive jrregs with void __iomem * arithmetic from re_regs, rather than carrying typed register struct pointers through the driver. Each function that touches the registers introduces a local typed pointer (struct fsl_re_ctrl __iomem *ctrl) and uses ->field, which is the idiomatic kernel pattern and keeps the registers' __iomem qualification intact. Reported-by: kernel test robot Fixes: https://lore.kernel.org/oe-kbuild-all/202008111749.yy85rFMD%25lkp@intel.com/ Assisted-by: opencode:hy3-free Signed-off-by: Rosen Penev --- drivers/dma/fsl_raid.c | 19 ++++++++++--------- drivers/dma/fsl_raid.h | 4 ++-- 2 files changed, 12 insertions(+), 11 deletions(-) diff --git a/drivers/dma/fsl_raid.c b/drivers/dma/fsl_raid.c index 888f55b672a5..524f83faf3da 100644 --- a/drivers/dma/fsl_raid.c +++ b/drivers/dma/fsl_raid.c @@ -657,8 +657,7 @@ static int fsl_re_chan_probe(struct platform_device *ofdev, goto err_free; } - chan->jrregs = (struct fsl_re_chan_cfg *)((u8 *)re_priv->re_regs + - off + ptr); + chan->jrregs = re_priv->base + off + ptr; /* read irq property from dts */ chan->irq = irq_of_parse_and_map(np, 0); @@ -746,6 +745,7 @@ static int fsl_re_chan_probe(struct platform_device *ofdev, /* Probe function for RAID Engine */ static int fsl_re_probe(struct platform_device *ofdev) { + struct fsl_re_ctrl __iomem *re_regs; struct fsl_re_drv_private *re_priv; struct device_node *child; u32 off; @@ -764,20 +764,21 @@ static int fsl_re_probe(struct platform_device *ofdev) return -ENODEV; /* IOMAP the entire RAID Engine region */ - re_priv->re_regs = devm_ioremap(dev, res->start, resource_size(res)); - if (!re_priv->re_regs) + re_regs = devm_ioremap(dev, res->start, resource_size(res)); + if (!re_regs) return -EBUSY; + re_priv->base = re_regs; /* Program the RE mode */ - out_be32(&re_priv->re_regs->global_config, FSL_RE_NON_DPAA_MODE); + out_be32(&re_regs->global_config, FSL_RE_NON_DPAA_MODE); /* Program Galois Field polynomial */ - out_be32(&re_priv->re_regs->galois_field_config, FSL_RE_GFM_POLY); + out_be32(&re_regs->galois_field_config, FSL_RE_GFM_POLY); dev_info(dev, "version %x, mode %x, gfp %x\n", - in_be32(&re_priv->re_regs->re_version_id), - in_be32(&re_priv->re_regs->global_config), - in_be32(&re_priv->re_regs->galois_field_config)); + in_be32(&re_regs->re_version_id), + in_be32(&re_regs->global_config), + in_be32(&re_regs->galois_field_config)); dma_dev = &re_priv->dma_dev; dma_dev->dev = dev; diff --git a/drivers/dma/fsl_raid.h b/drivers/dma/fsl_raid.h index 69d743c04973..adbfede330a7 100644 --- a/drivers/dma/fsl_raid.h +++ b/drivers/dma/fsl_raid.h @@ -256,7 +256,7 @@ struct fsl_re_hw_desc { struct fsl_re_drv_private { u8 total_chans; struct dma_device dma_dev; - struct fsl_re_ctrl *re_regs; + void __iomem *base; struct fsl_re_chan *re_jrs[FSL_RE_MAX_CHANS]; struct dma_pool *cf_desc_pool; struct dma_pool *hw_desc_pool; @@ -273,7 +273,7 @@ struct fsl_re_chan { struct device *dev; struct fsl_re_drv_private *re_dev; struct dma_chan chan; - struct fsl_re_chan_cfg *jrregs; + struct fsl_re_chan_cfg __iomem *jrregs; int irq; struct tasklet_struct irqtask; u32 alloc_count; -- 2.55.0