From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C4D07315785 for ; Wed, 22 Jul 2026 10:42:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784716929; cv=none; b=KBTUY8K3vnSzKMVSrIGKaLKbKQ6NwoHJFSCsv1CRDaLelgN3JgcJ8CmJ98C53yldwWK0l7q6Hph3UZV1W6kUx9rQbRIbKCz0hAtzLzS8Knew3ApNq6VYMj+YHHt6bD1iV0eFANBoPM2NRufB0EFnvUq0DVHhF1SRPu6KRwIn0gw= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784716929; c=relaxed/simple; bh=QyBt+OTg/8NLfd7Ea1cQ1cz5tIlRNed4uskEPHLjqDI=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=Jxtl+97Sh2ZCiGOgizLmBEaGNByGaUJie+V6eTpM8e15gEBvBIHxSJr09iojIaYEh/1BF/XhnjgpaeXa6AiyO35aTB+CFePLTZofQiM3hJ09fOwxuyIi0U9i4Oc8S/RzXZBgx3PSdJjSKQ8WHzqUCNPXjozpLa2hTkPhOPy9fsg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=prwI7BY8; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="prwI7BY8" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-49548e01d02so24638525e9.0 for ; Wed, 22 Jul 2026 03:42:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784716926; x=1785321726; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to:content-type; bh=EU/+Qn2XRS4DDn4lGHvzZzxZVrDtGY5ngYyeG3iNo5M=; b=prwI7BY8a9+gGXmX7ggCR0hSAKcFlFPItsx+dzcCV9lLBCR9SqaU4noTE43wEah3mI 9U4tM4LpPYGJ82czOlPr5sVThakgAHVO3qWG1dFXgEYF3KRDlvb9bz4IVsiqLrv34d/Q ibDWMiQJSplS0GZKUTagGU1w5zXMM1UZ4cq3dU38VLm/Axt57ckZO84AhhC7aNKQGDlM DltNweQ2fbXPqieYMg6mixeCYjWE+2dKBLMIWlEygXX4rlqqjmkpo1uCC7zFhmhGB2ls yxARC5I8S3WFbAZD4WGTXan60McmUuM6lDaFItTReYvf+yq86GW/14y6Iib/jOggNbhi cWFg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784716926; x=1785321726; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to:content-type; bh=EU/+Qn2XRS4DDn4lGHvzZzxZVrDtGY5ngYyeG3iNo5M=; b=TJ6qRC/ZfXyubv/OimKbSXP+7sxusstu3KgcYyyOYYYYDJdy9thv1rhSymI9YPSIKl F/QI34939hnaTFFFvuvkW6dL7WhZEpImxq1bjn9ZIT89agksRaXuUIHlHPqR8z65qsQw 2Rp7xVDYmw6gC+a1UwIJ/oy86Cc7/HMi+wDpBClA7WLXKwNXt97pNL24vV3TcCAvpHHR 0jw/7Nsx5HXW4oyB95MTIbFZ+xr83yPyYIlWz2pXoCvnYHogYSo6dX/mKngeS4mNwzRo +xDQPOrHDo4tKQ+mWouY7WRBpmD1kX5rZu6XxU7xRseOzayBqJ197x9sHeh8a+X7sVeK +Qqg== X-Gm-Message-State: AOJu0YxoWZUePKXG/10NnZcPIv1tiXAJhW02KTbIG1wds54bBeCMCR0g LeBz7hdj9gJWu8hDzSe5k4MtXqU9GZh5EwynijSQj5g/JQ657+GD1959X9L9YA== X-Gm-Gg: AR+sD12W9PKsvReExJZWwjYDaiSmjY3+hUeoJiDSrF1Lh3Rv4Q4HRAd+amDz9pQuBxq WhduYqYOMyGPFN3IC04HYqwvHoq6ArG7PIoaxnvhcfwaPhNeM0ShG0XWKKQgMJidNjRqJTW2iuM Agxg9DW/Hhxez93fYQE8E2TETuFTxueuofZU9O434G1zZ5Uem9zIo/mSreGtl9vKyZauP9unp6C gGUeTkHEs6CppKvDNrhl3kcmWv5mVAYb/0mCPIAr8EXSdeVIy6HfMz4lgUXAGhqZgj3VNGjKUcA W/jd10R+W0n+30CvlUUl+T6sxgQSjvxKd/f5xDVOqBlDY/F6DVhHJYkS5Wfou4b5rHwNxQi8wxn QKKhp1c1PapbwEtyT8wuR598K7Y1EiYzlxuK4bU0mFwPa7YkTyzTWuouWLqj0cQjVbLQd+OfSwE oESU+5W9CPh4PIiwYIVOT5RwoilygYxW/q1GETWYpdjjgLxwNq6eiCe8wW5CoYkvakUqRWLhhx+ QxsN6IzCC+VMIs= X-Received: by 2002:a05:600c:5490:b0:495:6130:7805 with SMTP id 5b1f17b1804b1-49561307a51mr114097015e9.14.1784716925698; Wed, 22 Jul 2026 03:42:05 -0700 (PDT) Received: from Lord-Beerus.station (net-93-144-65-248.cust.dsl.teletu.it. [93.144.65.248]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-495653c98ebsm126602615e9.13.2026.07.22.03.42.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 22 Jul 2026 03:42:05 -0700 (PDT) From: Stefano Radaelli X-Google-Original-From: Stefano Radaelli To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Cc: pierluigi.p@variscite.com, Stefano Radaelli , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Subject: [PATCH v1 1/1] arm64: dts: imx8qm-ss-dma: add LPUART4 Date: Wed, 22 Jul 2026 12:42:00 +0200 Message-ID: <20260722104200.17729-1-stefano.r@variscite.com> X-Mailer: git-send-email 2.47.3 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit From: Stefano Radaelli Add the missing LPUART4 node to the i.MX8QM DMA subsystem description. The peripheral is present in the SoC and its LPCG clock controller is already described, but the UART device node is currently missing. Describe its registers, interrupt, clocks, power domain and eDMA channels based on the NXP downstream device tree. Signed-off-by: Stefano Radaelli --- arch/arm64/boot/dts/freescale/imx8qm-ss-dma.dtsi | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8qm-ss-dma.dtsi b/arch/arm64/boot/dts/freescale/imx8qm-ss-dma.dtsi index 974e193f8dcb..25c5e4423163 100644 --- a/arch/arm64/boot/dts/freescale/imx8qm-ss-dma.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8qm-ss-dma.dtsi @@ -8,6 +8,22 @@ /delete-node/ &adma_pwm_lpcg; &dma_subsys { + lpuart4: serial@5a0a0000 { + compatible = "fsl,imx8qm-lpuart", "fsl,imx8qxp-lpuart"; + reg = <0x5a0a0000 0x1000>; + interrupts = ; + interrupt-parent = <&gic>; + clocks = <&uart4_lpcg 1>, <&uart4_lpcg 0>; + clock-names = "ipg", "baud"; + assigned-clocks = <&clk IMX_SC_R_UART_4 IMX_SC_PM_CLK_PER>; + assigned-clock-rates = <80000000>; + power-domains = <&pd IMX_SC_R_UART_4>; + dma-names = "rx","tx"; + dmas = <&edma2 20 0 1>, + <&edma2 21 0 0>; + status = "disabled"; + }; + uart4_lpcg: clock-controller@5a4a0000 { compatible = "fsl,imx8qxp-lpcg"; reg = <0x5a4a0000 0x10000>; -- 2.47.3