From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pf1-f181.google.com (mail-pf1-f181.google.com [209.85.210.181]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 53F943EB815 for ; Mon, 27 Jul 2026 09:20:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.181 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785144015; cv=none; b=NxSGgMzURJNqVCpInf3meVyfWATZFAcLpPg7LtPv+XyIcDRLiRVQEbrFkaC2mOnWEPxtKRHqws60rIe6tYLfouy4Yqi08+J7JXAZ+aeTIJrRoF8auWuzmMw1PLY962GWK6TKbTwJbpsU9eSH9ROJzb6fdGmB9HovEoMfTuQ0rVo= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785144015; c=relaxed/simple; bh=kNtYw02j19lwR8bn7qrwJ4kwUTtXlNX+mFGOd6kbNmc=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=m5ihcQnv8aDDoz0Cv6l3yHyUMKUA4LUdSvuxI6zOtXcmeoetjn4y6CZ1OJ8aQFGNHo8q/WYaKr1bqaaKyyEAMAASheqM7JsbWa8HjQ1NTyPlF25zBrBK2nT7COW4OHcOz/uVCP6qqb7sSKIvfINYJgI0XigK9q3uq/CseRQjdtk= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=UDnlFIr2; arc=none smtp.client-ip=209.85.210.181 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="UDnlFIr2" Received: by mail-pf1-f181.google.com with SMTP id d2e1a72fcca58-8484f229529so1547354b3a.2 for ; Mon, 27 Jul 2026 02:20:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1785144012; x=1785748812; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=yBn2jjAskCbGfn7VoZyIaR2lupbEer0VieIcw6uv7AM=; b=UDnlFIr2ps/BOZJk1edWrI99nqOckBF5B1kRvUgAGiauiUV5y5wR/mrP5Ts9HFC43W y6U483LrZWI8kbT3GtIP30UHWHFF9dOv2ToECt/6sI637bTWLp2Bzrv2iFTqcjuz5vET ryFYm45iZo/PipvMjI0+euS5eppbVug1tJQTVMO8qjPXQdhVx3b4K1gIf/czXOG38EJ5 9Znik2N7heGSLfBBpYVQjJGZzRh/2k27s44595hY/FXwBdD9rbiSiBhkYhsTrgE671L2 0JYu2ALdCguue4oSSDjLIzNYO4qtDFiHAcBDp3SL1rGVROw1JwUEU7sY0hxec+Yl8ZYo Mxyg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1785144012; x=1785748812; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=yBn2jjAskCbGfn7VoZyIaR2lupbEer0VieIcw6uv7AM=; b=p9AujAaFBH12HYOwctyzf5O1YWupzllXDZemQqGZOz5HGJiOxEYd1bJUquSjD9GJHB JLk+x1Bo/UhdlqsjBTRe+gg1dun8a/I9z+ihXNrsSgLxnKMSO8Vu4osrMEYw65WIBNRC 7PCevluRV+5oK6bIbwIacRczeBty0dlvCKptse2A/Vvi7S4CjnH9hBpFanNFqegCOaDV CY6VPh0EVo+B1bR6+jFUzokpqq1xMapPKcnssV10jnC4x+7lo1Weak0w6FPVU1UWqUtX VDq3KqcuL9GGTVFJQgL1bR8KAGLmpEDs5c571sXOdLOAGAfij6siH6LNsPcf3zx2mPHw 5S6A== X-Forwarded-Encrypted: i=1; AHgh+Rrz9NY0OV8B6kOy4fLpzk38E4sRe1QrzwftZuvdVwSEm5ibjfRlsArhdRVpa4f79Yh57vz+3EGJbPQJF90=@vger.kernel.org X-Gm-Message-State: AOJu0YyPUxbTvxJpGfC7h/CIALWud95mqcrV9LUFPGyVOFaepFGMbssD n+q9MViY1i7BaXc7ubXzd026yc+c+vzZXHa5g7dp45LXrMwLYjrZb2JzTYzyYQ== X-Gm-Gg: AR+sD13HFC0etueVvW9LoPGaZy7lGqC5Xm+JtYdZBXLlB1zsgywgKg2kt3cn/yVD5kY 19H+Hf7MRPHb4ASTKi6+CM6s0mgJOWLGNwGnfYixJM+WSFAMAWsvOuqlB4sVfVTzcdXSLTYDnhx qE1HchY770fuyUsWyQ7XRk+DLYnkmKEeh+7SB9ouCpYbhcrivmCS4lTrNIigKQD1TXIcIJ8QxsF cGnvjUNU7xjwKHPAoD509YlPn+5rKwYfymDjrLMHu3DBJhw2O+RJ4RAoUYGqjON8WDg7xZ2JSgc +w0mczs2xqNHtDOd9ELv5N+F3D2N7HcV/4yEkeABg1CiApplHPwFyKzuVZWJWDfjwny77+mBi67 +iwqxgTS/UVrUR3sRK4LnDC26GfaY7NuqoXVTal5BgQvXiw4n6NnEyLzbGiqDUC67zyONfFwxSF R+3kX2QNAVaDpa5NFx36gTWGOlFKEAo4Si04tGUM1iMkMToMe1UKuXbPc79VuCB5xg7GU2wa9cG Bg= X-Received: by 2002:a05:6a00:2c94:b0:847:97a4:d6b3 with SMTP id d2e1a72fcca58-84e59405415mr6004651b3a.16.1785144012199; Mon, 27 Jul 2026 02:20:12 -0700 (PDT) Received: from localhost.localdomain (60-250-196-139.hinet-ip.hinet.net. [60.250.196.139]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-84e53253b65sm2802645b3a.8.2026.07.27.02.20.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Jul 2026 02:20:11 -0700 (PDT) From: Chi-Wen Weng To: broonie@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: linux-arm-kernel@lists.infradead.org, linux-spi@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, cwweng@nuvoton.com, cwweng.linux@gmail.com Subject: [PATCH v4 1/2] dt-bindings: spi: nuvoton,ma35d1-qspi: Add Nuvoton MA35D1 QSPI Date: Mon, 27 Jul 2026 17:18:32 +0800 Message-Id: <20260727091833.750051-2-cwweng.linux@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20260727091833.750051-1-cwweng.linux@gmail.com> References: <20260727091833.750051-1-cwweng.linux@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit From: Chi-Wen Weng Add a devicetree binding for the Quad SPI controller found in Nuvoton MA35D1 SoCs. The controller supports SPI memory devices such as SPI NOR and SPI NAND flashes. It has one register range, one clock input and one reset line, and supports up to two chip selects. Signed-off-by: Chi-Wen Weng --- .../bindings/spi/nuvoton,ma35d1-qspi.yaml | 63 +++++++++++++++++++ 1 file changed, 63 insertions(+) create mode 100644 Documentation/devicetree/bindings/spi/nuvoton,ma35d1-qspi.yaml diff --git a/Documentation/devicetree/bindings/spi/nuvoton,ma35d1-qspi.yaml b/Documentation/devicetree/bindings/spi/nuvoton,ma35d1-qspi.yaml new file mode 100644 index 000000000000..377ccf4fb224 --- /dev/null +++ b/Documentation/devicetree/bindings/spi/nuvoton,ma35d1-qspi.yaml @@ -0,0 +1,63 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/spi/nuvoton,ma35d1-qspi.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Nuvoton MA35D1 Quad SPI Controller + +maintainers: + - Chi-Wen Weng + +allOf: + - $ref: /schemas/spi/spi-controller.yaml# + +properties: + compatible: + const: nuvoton,ma35d1-qspi + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + + resets: + maxItems: 1 + + num-cs: + minimum: 1 + maximum: 2 + default: 2 + +required: + - compatible + - reg + - clocks + - resets + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + + soc { + #address-cells = <2>; + #size-cells = <2>; + + spi@40680000 { + compatible = "nuvoton,ma35d1-qspi"; + reg = <0 0x40680000 0 0x100>; + interrupts = ; + clocks = <&clk QSPI0_GATE>; + resets = <&sys MA35D1_RESET_QSPI0>; + #address-cells = <1>; + #size-cells = <0>; + }; + }; -- 2.25.1