From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f172.google.com (mail-pl1-f172.google.com [209.85.214.172]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CE3C72BF002 for ; Fri, 31 Jul 2026 02:38:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.172 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785465513; cv=none; b=EPt34DgkHIlZJLeebQ8Z0Q/JnXPvFFHAJyEwsjknwm0fj6GFTiRHtzxcF0F3CwohY1OQtunpPFN7ur4DkfAyl9v9S+TXRulXjjEy3mgp94QisL4JjBIt75Gtdw5QsszbkBlWszpgMbbs9oiXL3P3j0DwpBbyMBcHuv47+odhJ5c= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785465513; c=relaxed/simple; bh=9/LoeI+/IuoG2Uexy61PZsKhk2Qa8plLvXsvIoDhxN0=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=JrLr4hdYjJEDxQFchMlJKD9xOuzlkSEk56sLMRMyUAppysnPGzsz7B41F9kXckYiKlkx/uGOQNW2N0nLhY1b34g57/FuafT5zt+pplnh8Lb7ObkYEUbolMrTEgQQmrkmIxSAMW9KGpcjb3B+iFZfTLpjb9HJhYd18K5oUaaqpEk= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=EcHyvEQn; arc=none smtp.client-ip=209.85.214.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="EcHyvEQn" Received: by mail-pl1-f172.google.com with SMTP id d9443c01a7336-2cca0c5799eso3869875ad.0 for ; Thu, 30 Jul 2026 19:38:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1785465511; x=1786070311; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=YfzAVera8YPzEZfXN0c8xQO741Yx6s8VOLnFqWs4cSQ=; b=EcHyvEQnDk2BaiKM8f0xaUM6f3BU5RL9XZ+W9N0XC39H4WsB6mCdKaC88EYKas84DK PnGapf8XttTTkBULEogMUnopbfArzR9v056k0Vyy2Kj/OlYsvz/AEOKHToEfDwclYbJt Sjcd1UXd/qF+ITcLe4zAi8mhKgNe28bLr3yfXphL57oPgw+/Eu28L8XW3U00O8wfcjpl CzpulVbk4qoGK7ddGZ9+Vr0WXSjAe9Ml0/mSu85ijdKee6rS+Nm/Rq3znFcHOqjaBUzq YOu3lvchWVHx0h3enthe1SezxXZACiF3tcktwyEgQAn4/8wp4lWZEask9vg36NOwkp95 KsgA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1785465511; x=1786070311; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=YfzAVera8YPzEZfXN0c8xQO741Yx6s8VOLnFqWs4cSQ=; b=P3hPsTUMOcYiwv40y4as4Hu87oO/fd30TnW0GAuLUJKCBcKGSIWvX3+vm5krlVRhPO 5qFm6m8WL9i5KsxF5ztAGeegKSlyHM0AfDNZQXl3bwf3ld6tVcqh+TNb8aRfwsGfaHgP x4qg4ZxWN1Tsmtao/6XckC8m5ZAqsgoT0fovtQ8pWWsxAjQ6KsX4z5lz79gMiVANrQiF uZgspUusVUY0uqQLYQDLiv/6u+wZHHb8YOl/mJfcAn/4+9yNwqg14x8bJqUHjnHZufj3 SWvC0Dx45I0vsovKh7oIbrcpzkc+ksVH10TQ8rAnAeAi5obq38kFXcxcYG3L+UOijcxS StPQ== X-Forwarded-Encrypted: i=1; AHgh+RpZOdJ/d8lP59AcPwi7klQYNCRn0H5UIlpckScUjQ6dr1njUw6EjYhAjg/7lW+KPYJXvaxz3EZR/4BOLPQ=@vger.kernel.org X-Gm-Message-State: AOJu0YxA0S5IKUFeejQr4mrEbw9R5BkUYO46u+0Zc+tLEM48NQ4kWM82 xkKktSZ1boVx6hQZAVkyTlNuy5whk/KTO4XBRol3UKxYRqJc8oGO5zLs X-Gm-Gg: AR+sD10FxBPwdaEmt4ODGJ17Cr8TmYwIeWcUnmUgqbZapiCLhaEDSjpFn+/3Ace5Pxj Dm/UBcwB2Ct1F7K6XEqMnz6KOiYgcHTFeTb8HJEFDhthR6gTaimY2elRCFCsjQ8B94wbvnss0F5 MEUEYVfEMDr+P6IOt89fh24OFN6qZcVGJFDS1SkY2iB8xXWit2X4MWjxQwR4r7AgZwrPYMC0wlF wTX8671H8jgz6wdsBn8jy6rvo6pDmLJXnOI19YY0uUNWvYBqOdy40EJgiW2Roch3EVxDO4Lxnbp KWKCGK05luMdrCGjsUZKGOzb/WUUHaNRGSPPuxE7+J9FB7ox7IopyQNGNjIbmJNS8W40Gt8z5kV CNay2/as+xO56xBNWW6MOu977iH8xvtQ7h/8zLSPcbC+OXxyhBUg5rqDievwRSRSgGPW/497lCF Zc7vbKf2QAQpPtT+ecpPjBlHgaSq5VfXWhDeev++uiebwmdUdsWbaWHv6MX2gdkHbW1EYvdlWWP koE2WF4+wMEJ559cA1SGkjJz0pn6bTxKPGxshTCiseyrpRqIFs= X-Received: by 2002:a05:6a21:6f8c:b0:3be:b0b3:3962 with SMTP id adf61e73a8af0-3c91b12935cmr74236637.9.1785465510997; Thu, 30 Jul 2026 19:38:30 -0700 (PDT) Received: from localhost.localdomain (60-250-196-139.hinet-ip.hinet.net. [60.250.196.139]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-cbe3808a8d9sm81938a12.7.2026.07.30.19.38.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 30 Jul 2026 19:38:30 -0700 (PDT) From: Chi-Wen Weng To: broonie@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: linux-arm-kernel@lists.infradead.org, linux-spi@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, cwweng@nuvoton.com, cwweng.linux@gmail.com, Krzysztof Kozlowski Subject: [PATCH v5 1/2] dt-bindings: spi: nuvoton,ma35d1-qspi: Add Nuvoton MA35D1 QSPI Date: Fri, 31 Jul 2026 10:38:17 +0800 Message-Id: <20260731023818.1626075-2-cwweng.linux@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20260731023818.1626075-1-cwweng.linux@gmail.com> References: <20260731023818.1626075-1-cwweng.linux@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit From: Chi-Wen Weng Add a devicetree binding for the Quad SPI controller found in Nuvoton MA35D1 SoCs. The controller supports SPI memory devices such as SPI NOR and SPI NAND flashes. It has one register range, one clock input and one reset line, and supports up to two chip selects. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Chi-Wen Weng --- .../bindings/spi/nuvoton,ma35d1-qspi.yaml | 63 +++++++++++++++++++ 1 file changed, 63 insertions(+) create mode 100644 Documentation/devicetree/bindings/spi/nuvoton,ma35d1-qspi.yaml diff --git a/Documentation/devicetree/bindings/spi/nuvoton,ma35d1-qspi.yaml b/Documentation/devicetree/bindings/spi/nuvoton,ma35d1-qspi.yaml new file mode 100644 index 000000000000..377ccf4fb224 --- /dev/null +++ b/Documentation/devicetree/bindings/spi/nuvoton,ma35d1-qspi.yaml @@ -0,0 +1,63 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/spi/nuvoton,ma35d1-qspi.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Nuvoton MA35D1 Quad SPI Controller + +maintainers: + - Chi-Wen Weng + +allOf: + - $ref: /schemas/spi/spi-controller.yaml# + +properties: + compatible: + const: nuvoton,ma35d1-qspi + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + + resets: + maxItems: 1 + + num-cs: + minimum: 1 + maximum: 2 + default: 2 + +required: + - compatible + - reg + - clocks + - resets + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + + soc { + #address-cells = <2>; + #size-cells = <2>; + + spi@40680000 { + compatible = "nuvoton,ma35d1-qspi"; + reg = <0 0x40680000 0 0x100>; + interrupts = ; + clocks = <&clk QSPI0_GATE>; + resets = <&sys MA35D1_RESET_QSPI0>; + #address-cells = <1>; + #size-cells = <0>; + }; + }; -- 2.25.1