From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f43.google.com (mail-wr1-f43.google.com [209.85.221.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 735A033F5BF for ; Mon, 3 Aug 2026 11:21:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.43 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785756082; cv=none; b=Ko9uOwScXJwX2taxmanf5xB23PRjPD69ba03WC563cljPsZwig3ITRsB67qoz85heHuQLA2fF17tbEySABzNA+NYB+vSLFaj5P+CzHaclb0Eqc+mJQEF8/cpBevNqKoNEmJzngHNuAh/K9VbI4R6psg98MR4y7DxiGyTC9YlVLE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785756082; c=relaxed/simple; bh=Zt1TyE8+pN0nTA60PquXXjjCy8hDKoV7fYuk7bAiblU=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version; b=on38US466gxaS04jEMk3T6/6Xj1ucs6VoiMQNdydaZ5d1sQq0+J0ic7d2HJKCzEEghiaewWFPe0Kh/GvV1Pj/iRON4V2/gFMg2/L1E951CNHWZQpJRUf9fy69D6JZF5Aw4cxVLxT8NfscmVwmxodQUg7XBb7Voe7PopqXiw3nsI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ap0fPt/1; arc=none smtp.client-ip=209.85.221.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ap0fPt/1" Received: by mail-wr1-f43.google.com with SMTP id ffacd0b85a97d-476a130c138so3472376f8f.0 for ; Mon, 03 Aug 2026 04:21:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1785756080; x=1786360880; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to:content-type; bh=OE3uND4Z2avCBL2hS5rIJ6Hp23ST+cHbCiiTEUWZqK4=; b=ap0fPt/1QoIzPwcBpwtEj2x2simI4nEEQDH1gCYHEraVcXH2ZMNQXPXm+Hnf2VZozu t9tDm9xGexBIAhwVf7erBZGtXxkfsiAyUD2EuXtyZHKaa9N9GhwQ7QBZyxtyVFdJd6Ok axHL1GlLotaDK3k4tT52L+OSQdbVM+EdDvLClKV9J5mNBK2+TuJK+2IjxOhbMKRhHaCV yEo0HHZqAzLxYtNbUEqeCPYaPRg56RdMd7GJSAaUuWy85URxNhANgOkp7zZ2okCeHBnQ 6kqW3NGKPEQqVTL5j81aApsYHyAY3Rn9zP8uieCSObrsqxXo1413phOsmUujfr9oQ9RV ONrQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1785756080; x=1786360880; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to:content-type; bh=OE3uND4Z2avCBL2hS5rIJ6Hp23ST+cHbCiiTEUWZqK4=; b=LjpLTq3ehEE/FbOEze47gL3ILxz3Wc5Qt8jLedTCIKxbfHd8raPUqksMSPXqeKEnJh BgKcJ7ENXOqLLt/7WSV7qmfAy6V00m4XwW3kGJWpGsNgvug3OrQd0Xg80OAHJBYkUWg5 w3rt40lSvQuD/zPq2hre2Ecd87V2/qCOfVOn6/q6eJCADhQKg/7EMATao6E7/uo9Lglf YSW0qNDK31hSRkOHFkyvG7McdMiXcSixw3OZgJHLfTDcyVVdLz/Z58xRZyoiJNBHnifa mzX/CBkHpXJ9Xxx7MR0/cU/JH9a9sy72CtHKHk6ex+aLAKSWVYhV9Jk4FbpeXCukHq9K NRDA== X-Forwarded-Encrypted: i=1; AHgh+RrTDRjWfBtdcXq9h4yM+ReAGJweo3Jb/MnBBpLaoMIf6dTG5QySdL+G1rbtUJg1hSHcDfEtOguhY5KDo8Y=@vger.kernel.org X-Gm-Message-State: AOJu0Yw48NmnUGjS4fDhwBfr9zcp+771ePr+qmSRxSviM7Y6RUY++LhG Nk23nojL59l9Keyx5Fp4dV8xaQ9LJn+Y2q5lMoRwxEM8wjC4l+MiAOxt X-Gm-Gg: AR+sD13mNHJPr63Pbz4p/iE8W5ZrTy9wdwvdG4UwrbNj3MuBcqkD0lx5ODuCeDMqHop AyVwmAHO/IT+z66Z8FGHZLIIPp2A6hygEtbOlnN38HubjfUvRdwsmts7AHLHXQUnpCEojIkhSdc j8gmgbfb0fLNePuLcios2Jxmow8e8G02XFa2oSSBjdcdT8sw44qFGgEvvTTr4KSUKupIwZE49Px y2w6rlR7YWoBMachNSi1HtqvDif4iSSqEBNiqF9vY4nS4z8pivqBWtpjiWEtvQ8QCXIR+5tokSB O9js5vc7T1fcEKDAMXCpRsuUaSiHBtySqsi/X159SEo9WwhABsQEGS8dKHpXlzIE8C96kifekO4 Ajf2XwxVNN/2CIBEAqe5zFaQWOdhlwy11bz5ET1RGpNbzSLc3PQ3sawAVZmVZiL5Nq7VG/sVyHB 6wBJp/aVq7XwmdhoTY8xu9S7F27YDhluDPXRoX5ORaC7yTB6zDhT2xSi7Vx5XYzg5XglGs//g= X-Received: by 2002:a05:6000:2483:b0:47f:7c50:2222 with SMTP id ffacd0b85a97d-47fd72c353emr23278471f8f.24.1785756079458; Mon, 03 Aug 2026 04:21:19 -0700 (PDT) Received: from taln60.nuvoton.co.il ([212.199.177.18]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-47fd458adc9sm34154913f8f.27.2026.08.03.04.21.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 03 Aug 2026 04:21:18 -0700 (PDT) From: Tomer Maimon To: andrew@codeconstruct.com.au, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: openbmc@lists.ozlabs.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, avifishman70@gmail.com, tmaimon77@gmail.com, tali.perry1@gmail.com, venture@google.com, yuenn@google.com, benjaminfair@google.com Subject: [PATCH v9 0/5] arm64: dts: nuvoton: add NPCM845 SoC and EVB support Date: Mon, 3 Aug 2026 14:19:01 +0300 Message-Id: <20260803111906.1931384-1-tmaimon77@gmail.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit This series fixes the remaining timer binding issue and adds device tree support for peripherals on the Nuvoton NPCM845 SoC and its Evaluation Board (EVB). The first patch drops the undocumented timer0 clock-names property. The second patch reorders timer0 and PECI so the APB child nodes stay in ascending unit-address order. The third patch introduces peripheral nodes for Ethernet, MMC, SPI, USB, RNG, ADC, PWM-FAN, I2C, and OP-TEE firmware in the NPCM845 SoC device tree. The fourth patch cleans up the pre-existing NPCM845 EVB DTS property ordering to match strict dt-check-style expectations. The fifth patch enables the NPCM845-EVB peripherals, adding MDIO nodes, reserved memory, aliases, and board-specific configurations such as PHY modes and SPI flash partitions. The NPCM8XX device tree was tested on NPCM845 evaluation board. Addressed comments from: - Andrew Jeffery: https://lore.kernel.org/all/22ecb2fc6f4a4ca3c3018fffba8a56bcf5ca89fc.camel@codeconstruct.com.au/ Changes since version 9: - Modify dts code style. Changes since version 8: - Split the EVB changes into a DTS coding-style cleanup patch for the pre-existing board file and a separate peripheral enablement patch. - Fix strict dt-check-style issues in the EVB DTS by reordering properties and nodes, normalizing blank lines and continuation alignment, and lowercasing hex literals. - Drop the unused tip_reserved label. - Keep patches 1-3 unchanged. - The remaining refclk unused-label report is a false positive because the label is referenced from the included common DTSI. Changes since version 7: - Move timer0 to keep APB child nodes in unit-address order. - Add PSPI to the commit message. Changes since version 6: - Remove IPMI I2C device. - Add FIX enable property. - Keep patches 1-3 unchanged. Changes since version 5: - Add no-map to the tip_reserved firmware memory region. - Drop the unsupported snps,eee-force-disable property from gmac1. - Rework the FIU0 boot flash layout into nested fixed-partitions under the bmc container. - Keep patches 1-3 unchanged. Changes since version 4: - Split the timer0 clock-names cleanup into a separate first patch. - Remove nuvoton,sysgcr from udc8 and udc9. - Rename apb: bus@f0000000 back to apb. - Rename spix-mode to nuvoton,spix-mode. - Keep cooling-levels as 32-bit cells while encoding fan-tach-ch as /bits/ 8. Changes since version 3: - Remove tmp100. Changes since version 2: - Fix DTS warning. - Arrange node order by ascending unit address. Changes since version 1: - Fix commit message. - Fix dtbs_check warnings. Tomer Maimon (5): arm64: dts: nuvoton: npcm845: Drop redundant timer clock-names arm64: dts: nuvoton: npcm845: Reorder timer0 and PECI nodes arm64: dts: nuvoton: npcm845: Add peripheral nodes arm64: dts: nuvoton: npcm845-evb: Fix DTS coding style arm64: dts: nuvoton: npcm845-evb: Add peripheral nodes .../dts/nuvoton/nuvoton-common-npcm8xx.dtsi | 721 +++++++++++++++++- .../boot/dts/nuvoton/nuvoton-npcm845-evb.dts | 441 ++++++++++- .../boot/dts/nuvoton/nuvoton-npcm845.dtsi | 7 + 3 files changed, 1149 insertions(+), 20 deletions(-) -- 2.34.1