From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f54.google.com (mail-wr1-f54.google.com [209.85.221.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9A3F4331A57 for ; Wed, 5 Aug 2026 08:41:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.54 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785919315; cv=none; b=WxEWiFzxak+6+a75LQclnK8rbmEktrXDeX1Uyxnh2mQBi4IkYjwVIkOGK5H1U03dTZfJN70231RjYSrPHGe3onekbnzJdkf+wm4dHSvTCdEbqikumyEEol3hd8NQzAOkTRYLNwwjL616liEDXzY+g+fDKNMIhxIhz2ZgCHPfdjE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785919315; c=relaxed/simple; bh=l/oWp5W71NAkATODGkRO0A+w9ni3mNScsDVkSE5s4Z0=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=sC62EKp2Kx0JRCsZDYW4PlgkG57/GAe5lujjeaHtCzwsBeFOD7lSOpWq8wA90kJjBhscEo+FZYjhCy11LAMNmUzUscO8MoRNvAzd/bHiEF1+VhzZuZQYSbV47mzHYtxQpCbk/q5xBc2KvVofi+I46qCje9Nr/ywx1aS+RD6UH5k= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=BmUKjlbT; arc=none smtp.client-ip=209.85.221.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="BmUKjlbT" Received: by mail-wr1-f54.google.com with SMTP id ffacd0b85a97d-47f7027ca11so436287f8f.3 for ; Wed, 05 Aug 2026 01:41:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1785919312; x=1786524112; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to:content-type; bh=d3K5hA7CaLdIJbg5AimV7fCZLWk9OkFDdwcvRXHBYow=; b=BmUKjlbTaK+c2Uo/hA6ZB6BM+d3oc2KPCaTqE0FEZF5E1wOZvLCmkaQ02h9y26h1Ff vhmwR7k+vocoIO1i9EiVFLY/4lX50cgR4AwZeVBVN16X3y1wiAiB0aTStH7299WAFME2 RTEYrGrLglMxtk/SvW7ocV0hRAJ2xVRIUXygVoqZz6Q8PTNK3BolrO41aFsmlxoVIVkf WJMGB8cwNCNFugqJ3ASpEWHk8YQE0sTz8MNy/iYcoSOJI51Fp9TbpUbPQrfBYjj1JCq4 23gHlT7ExEtSleSPMKq7ZibSQiOkPU3yPbFii4msjE/tq07Z/Hs72AtOGfgKtpdcyl2V piUw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1785919312; x=1786524112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to:content-type; bh=d3K5hA7CaLdIJbg5AimV7fCZLWk9OkFDdwcvRXHBYow=; b=dSyW1gNwVKvMNRTT2x1UzypJGQZpOwhSnb8B0f32nBHeg2Ujx0pAwojlcE2sUV2gz0 d1qJ1z4dnKnqi86ytiKIjP15evrV7Hny27b+6e6qjhBLu746s7crUjBKwGpvMxLT/RDD KYC5Tjh4loDDZwW+2h4GvEsuwL/xwZu9dl1i5qETkU3/ynzvqvnwK3fCZUOclmoMl9ft slwNrwXjCUnkwbyXsGjAtO6vp/L3M2R+NU3+1CsEh7OoPtw/kQ+qgdBvZ6LGhLkvvURR VdC51G+KqVeavkj7UdvlMFyKgCNhi3tSVbUthWPkoYFHClF+ZLG1HpH+U7AoB9qWzPhx Lw7A== X-Forwarded-Encrypted: i=1; AHgh+RrXK7o3SM3MsMfOrgQE/Zd1MS3Vpq1/jdgvE1qDfPpy3b/nw8gF+iw57bDtDMPi8TLz35CevV6jISEMwys=@vger.kernel.org X-Gm-Message-State: AOJu0YxJsA+Y3SFvlaLXNxYKfKD/2NHxiGQ1kz5+HctVKu+LFWm1IBlT ciDkH9xvOLCMR2Az3C/q60XaqwvSlBuNKjnw5gb14VIfMq/gDrzFUUZo X-Gm-Gg: AR+sD12TxbdEsJ2ZQUa2MPZtSIjhtH/L3GPvRbu69ZVBLaE0JYTPFiJTuTztPxshEEr lL+6YO4nGjdlWzNsbW6AQB1rs2otEk7Zc+NoYCnZ/cb+p2/fraimFTr1tJz/5VaD4cgODSEZH+7 aHCxEzUelXB4KCyBapR3ldKzK8QmSNsGmtLCLK/bEBQa6a6GQTG6f28m5n39Rsjzis06ctpVVcW z0RWbxS0gdKjQNtI+qs6I+R1raNroxpDvLvCb3qx47nh01hM4Wwh9D3kjtVTvng4AyWEeImsNol CmH25MYVcqKtBr/NFHQeMv+4bO2oCpzeguLEsRi2CabqrWUdrT6gXvRuST0f0RVDnY2T2Y6TiLc 6FDrUC2iHTvXJ+R6f/lqeNn1UzCGFU3vtN6tfI5//y+x+RxlsT7QLxWFFj05pefDOsYL+3zvBe3 xPXTryIKbPe0OgViyvEfXDEvOELso7AK3H9CzA17i4+ItIsR5vOajbSLFRlzzEZC9q1MdzHiQtq lX1iJvOdnuBmmzMcIAlPVosJ7uwPOIgvOW2bNgKBz9S+fPfSVeI1Q== X-Received: by 2002:adf:ea89:0:b0:47f:9751:cb3d with SMTP id ffacd0b85a97d-47fec4f229bmr6673348f8f.8.1785919311697; Wed, 05 Aug 2026 01:41:51 -0700 (PDT) Received: from Ansuel-XPS24.localdomain (host-79-42-255-151.retail.telecomitalia.it. [79.42.255.151]) by smtp.googlemail.com with ESMTPSA id ffacd0b85a97d-47febfe5b1bsm6278770f8f.12.2026.08.05.01.41.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 05 Aug 2026 01:41:51 -0700 (PDT) From: Christian Marangi To: Lorenzo Bianconi , Linus Walleij , Benjamin Larsson , AngeloGioacchino Del Regno , linux-mediatek@lists.infradead.org, linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Christian Marangi , stable@vger.kernel.org Subject: [PATCH] pinctrl: airoha: fix wrong value for PCIe reset pin Date: Wed, 5 Aug 2026 10:41:41 +0200 Message-ID: <20260805084143.3901-1-ansuelsmth@gmail.com> X-Mailer: git-send-email 2.53.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The PCIe reset pin actually require the bit to be set as 0 to work as PCIe reset pin. When the bit is set as 1, then the PCIe reset pin act as a GPIO for GPIO44, GPIO45 and GPIO46. Cc: stable@vger.kernel.org Fixes: 1c8ace2d0725 ("pinctrl: airoha: Add support for EN7581 SoC") Signed-off-by: Christian Marangi --- drivers/pinctrl/airoha/pinctrl-airoha.c | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) diff --git a/drivers/pinctrl/airoha/pinctrl-airoha.c b/drivers/pinctrl/airoha/pinctrl-airoha.c index 04b4424c688b..6409572c0a4b 100644 --- a/drivers/pinctrl/airoha/pinctrl-airoha.c +++ b/drivers/pinctrl/airoha/pinctrl-airoha.c @@ -1412,7 +1412,7 @@ static const struct airoha_pinctrl_func_group pcie_reset_func_group[] = { AIROHA_FUNC_MUX, REG_GPIO_PON_MODE, GPIO_PCIE_RESET0_MASK, - GPIO_PCIE_RESET0_MASK + 0 }, .regmap_size = 1, }, { @@ -1421,7 +1421,7 @@ static const struct airoha_pinctrl_func_group pcie_reset_func_group[] = { AIROHA_FUNC_MUX, REG_GPIO_PON_MODE, GPIO_PCIE_RESET1_MASK, - GPIO_PCIE_RESET1_MASK + 0 }, .regmap_size = 1, }, { @@ -1430,7 +1430,7 @@ static const struct airoha_pinctrl_func_group pcie_reset_func_group[] = { AIROHA_FUNC_MUX, REG_GPIO_PON_MODE, GPIO_PCIE_RESET2_MASK, - GPIO_PCIE_RESET2_MASK + 0 }, .regmap_size = 1, }, -- 2.53.0