From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-qt1-f173.google.com (mail-qt1-f173.google.com [209.85.160.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0F4D33C3C11 for ; Fri, 7 Aug 2026 19:58:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.160.173 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786132734; cv=none; b=S/p0ZSCiqlc4cfJQJpmKsmu7JR82+DtMwSfFmH0LyznOGplYAD/6h73h5QixqMJjBWBm3TJEnm+8hQgs0fVQPDXE7OiOVY4MtkrkmNu6yxItzmXG80fB41tLYASxhqndKxLL9M+gPEAkyvlnc4CzEtmUJDl3dtUzkmiVDkeF3M0= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786132734; c=relaxed/simple; bh=q92BmS1TMU4fA8tTbEfubmt9qSqkiCe5co5TbaZfdnM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=dZfFLbfQmikJSbthNYSCRTJePlj4hVPcc22pFrS5wDdWxF7K996YXZacMupPy7t7ekVtNQrHz3Czd+qwWJSKAzSJK8UUKSaTt0SFtY3Saf3XQuh+fzaIpgq+K9vzdpf6yUatpfW5fG37lbJXTkDE1m3Z61uGLsdpx3R+1Xc0Ckc= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b=cKDPjdM0; arc=none smtp.client-ip=209.85.160.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b="cKDPjdM0" Received: by mail-qt1-f173.google.com with SMTP id d75a77b69052e-51c2149571dso34348551cf.3 for ; Fri, 07 Aug 2026 12:58:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20251104.gappssmtp.com; s=20251104; t=1786132732; x=1786737532; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=f69xMGzZrOlWqmsW9pivu6gSwpVQmPjx16bBsvNBC8E=; b=cKDPjdM02lZJRUNgWj20cuSA45stFJu/M2CPeSdWLANAfMlZ/DGDKm366wKYIUeUJK ZWIIdxCVIKkP7zC7by0spXnD7bx21KsXpOLicl4qf7XDnKtQ7WQHYInfpEePOPnU2OJe fCBEY63FOVdZRCC7DYO3KvXtHWOEf7uiXYL7k1T7h4PLjvszY+zC8+LHvzTa7kS8WV3E U8zcdgXtjY9qqEc+vjMvKQ3rfRczzpboMjK8GLgrwYcpBqkL/QPkEXcRXUwMUQkhGV9N 35fHuyDyf8vu/3qqkdPBjfDEXQphfgGzprwPmeC11pdYCMKtd69j6ESMG8ho57X8lvNV elvA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1786132732; x=1786737532; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=f69xMGzZrOlWqmsW9pivu6gSwpVQmPjx16bBsvNBC8E=; b=JwobAxwDYXCzjERkEc8V3+fA4WmnggZ3rJmOSQfJb8+6KXGEhUNN5Y+aDF4Wp2BPKr VC936kNC/Rn+mUcy16sFAtQKM80KJSMb4lNnn5J2g6WZ+ZLFby0zhhVCavjEj8tMscim uXacNNEgu+bNPwH+wV/VFJXedTHj5Vik4RzZmp9xl8BcP6EgpXXn2b13GZ1Ja8nTB9e8 /BQb6jsk2eo0FZQ6w0Tv2Doh/4Z1vwMtS7ZCzNGlPl+JmTRBXITMJjbaOyUNwks+W141 5/qEQrv0pwABpKTZChWYmjlHlCS25wDtv2AxBJl5DBPZL2811b3WprM8PWas0HkQikfu jKMQ== X-Forwarded-Encrypted: i=1; AHgh+RrS2FvBA0g75U0AeI/YthYInSxxXyCI6R+0R1sQvCZ5ZGNpXcsUyFlMytCi8JxD1ooEYf4RfR/3xU6iLOY=@vger.kernel.org X-Gm-Message-State: AOJu0YygYvFkYBfUZiKREmEt+RHEXrX3cYTCqxxcLK5oyeloDaC58Bsg ZQEXgXBwBbq/IpLZtygbL9yXEg1swF5X0thErsea2gdTQcuw+SAglYA9Tk+0yiw2z/4= X-Gm-Gg: AR+sD11eKtLGcYZfKPBkgIcAd+IIDOuvWSyADBTunh/4S6RduX11Q/8uwpiEUidtxDK b69nVUOlEsz6lsnCrnfLXMJcUzz3MTc1SzvifGmva+pSBiRKb+NIxhaTyzdVDGmeqETUuMTMa2D QG/lss17Q9nDT+r/6W1vRrF0hr0iRUu6jW7Ro1gIWxlvLejYxOByIZTCwyGh/gXiUMjggZvTpWi 5LiiV8/WcHDlF540lS3F0HEZ/ZS1Oe9xEOA6MZ70Ebo6cIUWJ2sl+jZDNvsyPKKKDCDTJC6m+61 dsLdvCF5XuY80Z6XBDZ1z+dPHKy6DGwbnuqT5IHY3h+KAb4s/p3UPq03mz07GFigv07Z1b+zmvB 5dQlkf6KgJfYjVDHFxxkHL+IJb17db/U83LKygbms+R3uID8fwogIasvROhNxlJ0xEEqsok8EpK vOYoNud4VrboLeQfR3GiUg2iYWa8sT9g1LFm8b9s5Kwp2wDR42KWiWzM9CUa0KK7U5 X-Received: by 2002:a05:622a:2448:b0:51c:1117:c79 with SMTP id d75a77b69052e-52d0b193284mr153445671cf.24.1786132732042; Fri, 07 Aug 2026 12:58:52 -0700 (PDT) Received: from zippy.localdomain ([73.62.185.64]) by smtp.gmail.com with ESMTPSA id 6a1803df08f44-908a92ff366sm15824226d6.32.2026.08.07.12.58.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 07 Aug 2026 12:58:51 -0700 (PDT) From: Alex Elder To: andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: krishna.chundru@oss.qualcomm.com, dmitry.baryshkov@oss.qualcomm.com, mani@kernel.org, sushrut.trivedi@oss.qualcomm.com, umang.chheda@oss.qualcomm.com, rosh@debian.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 2/5] arm64: dts: qcom: qcs6490-rb3gen2-industrial-mezzanine: clean up PCI function nodes Date: Fri, 7 Aug 2026 14:58:41 -0500 Message-ID: <20260807195846.456079-3-elder@riscstar.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260807195846.456079-1-elder@riscstar.com> References: <20260807195846.456079-1-elder@riscstar.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The qcs6490-rb3gen2-industrial-mezzanine overlay defines two nodes representing TC956x chips, each of which contains a PCIe switch and an embedded endpoint that implements two PCIe functions. The devicetree nodes erroneously include a "pci" device_type property for the two PCIe functions. That property should only be used for a PCI device "that implements a PCI bus". Remove this property for the two function nodes. In addition, these nodes define #address-cells, #size-cells, and ranges properties, which are not normally defined for PCIe endpoints. Remove properties as well; they can be added back once they are actually needed/used. Fixes: 4559b435f741b ("arm64: dts: qcom: qcs6490-rb3gen2-industrial-mezzanine: Add TC9563 PCIe switch node for PCIe0") Signed-off-by: Alex Elder --- .../qcs6490-rb3gen2-industrial-mezzanine.dtso | 16 ---------------- 1 file changed, 16 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2-industrial-mezzanine.dtso b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2-industrial-mezzanine.dtso index 46bb52c667a4d..82c4d47fc2aaa 100644 --- a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2-industrial-mezzanine.dtso +++ b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2-industrial-mezzanine.dtso @@ -132,18 +132,10 @@ pcie@3,0 { pcie@0,0 { reg = <0x50000 0x0 0x0 0x0 0x0>; - #address-cells = <3>; - #size-cells = <2>; - device_type = "pci"; - ranges; }; pcie@0,1 { reg = <0x50100 0x0 0x0 0x0 0x0>; - #address-cells = <3>; - #size-cells = <2>; - device_type = "pci"; - ranges; }; }; @@ -227,18 +219,10 @@ pcie@3,0 { pcie@0,0 { reg = <0x50000 0x0 0x0 0x0 0x0>; - #address-cells = <3>; - #size-cells = <2>; - device_type = "pci"; - ranges; }; pcie@0,1 { reg = <0x50100 0x0 0x0 0x0 0x0>; - #address-cells = <3>; - #size-cells = <2>; - device_type = "pci"; - ranges; }; }; }; -- 2.53.0