From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A096B41F349 for ; Tue, 11 Aug 2026 09:22:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786440141; cv=none; b=IS8kfsIu443vJsFn/NgU7dGIOLVuT9hCI5xeo7dzC4DsoVIpXh642J2DV6yaY98HMC8MnfAf/qmOdBCDzpITxZnyUyjoOrEwx+2KeONZfP6KrDp4Pvjt6zizEj7vs9oYlUzpHbtLfCGVMSAdqrUsuVFlH4TBFKvSzvqqjqer3Hc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786440141; c=relaxed/simple; bh=S3A2ra3jz3AcQxeTx3cJwZ7OkPVtzFnz5WVpXi4oW68=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=PJ0XodOazpvWBi51SkNvP0rUwV1UCHxImFAEiiymmAGjAwK7XnbJ6uLwMFXnIEQd7awkexwEsp6ZPnq2hUK12/OLJoL2cuUqEoh1VvTYJA9noiT/Vub/dJXuPP9idqOJJLoCVyiA2G2VlcQYYGhvPFt8ccepD89t8WVIdTpOafg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ARgbl+Wk; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ARgbl+Wk" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-495437bb891so6363425e9.1 for ; Tue, 11 Aug 2026 02:22:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1786440138; x=1787044938; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to:content-type; bh=EKXI7y0JHFmbbxY51QxCMYAPTBi2nh1lduL5Yg6Ghi0=; b=ARgbl+WkLXaccKKdxRd/al3AzRgTNFjevmintXBGx34MDH0ePRKbdmN0c5VoX4KY4g 5ldXvO6hPyECewDjdjfGtpRtM35nPLm1MZiLkvCyabVzQkofnmdZx52y99WMRQXaYUcB cZZNda1k3I7dN5AavDhQ4iitkiwHy3GrM0eTaswbeHlp2KE6FAWi1WXQis52W8mNF4nU e9vO4Uv97Cfja0Bo8o/vrnv5bjxCJUqHC0FGPneUhCltHagrASMeVxlWqwNQmsGNnb/h YOFMa60VUhEDGCYChNiAhalMUfszWLixH1Wt4k5QXUjuJZNRUxXLbcrxw/YT3/8UjXie AQwQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1786440138; x=1787044938; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to:content-type; bh=EKXI7y0JHFmbbxY51QxCMYAPTBi2nh1lduL5Yg6Ghi0=; b=L3yeh8MfSX3/dAD/YMDxs3RkVMTr5HSH1wqO7FPgoPXNwQVmHVDBZgeoHQA4JTQuok OL6QCTli77eFQJtd90wWdhiBajP7VyJErrFI1x1oNAExlbB6ci9LwdmC6L+zj/+WUvOU xg4Hr/wOio1GcRwmrzZJV6kDjf2dZwA9uO2uAX3j+BPXfTtuoFXPnEd63uL+HcBrhdLq LJ/ypfoyZzlI40GJRPOHYRcigGU7UonB4iQp/sB161lweC5u82L+CutUsE10mIZbqCJ7 gFPSMaRD4g5Y+94JPhRpR4WfLkT8iYyzEsJKAJU4Emuni64C/CdO8CI0Y+7KpqHklCSc arNA== X-Forwarded-Encrypted: i=1; AHgh+RqzqA8ZWjWdtlmQuBQXZbltjDo83OHMtuSIEk/q60HWJR0jNthXfMg0Lqy4gU7H+PYnpFMAaG9KkyOWZTw=@vger.kernel.org X-Gm-Message-State: AOJu0Yxsw4FLT1ewPyY3p4DKmM+byq/YdcdHqab4+JS8rBzICnC8WFUc zP3ZGpMPr9trgmLaPExvyO8cKChjfKxnlFhhJ5iQurwTkTaL9a+25a+1 X-Gm-Gg: AR+sD13ZrCKo8XT0xSMWft7JhD6dXvHM19New8Ho/wsRIwQBJzNG3UXbKXFhXnf1BpA R7J/0sBMHRb7kAVkYeqB2SROz1fJp0zHqn8OKrfyoklzWmmdauAboocaqeYnPz1hw89fpDKoZxt b033FNNk6dKvFEpo+fYE0ZXMtVct+JAhIf2sk74bCfCbCqHYPnwhtFhPcx2Yzjw9mh3Q9FmjHPS /XWLwEx28/qVQdw4/KLqXRK1IytWJFsPb0rEQCW8tq4spsPqmhm+trA/viIgE88QtlUVv72tlCw Ji1CfNYxYhnJELWZX9NHwhqjoAkus2KI33vWwhrLe/qISklgtubaHtkMS9EsGNKBqSESvaCK/Tj cYb2haPfg2i/5PsN0AwWhqNtupCOP7kunPi4CO+YbN+kLKGOJMNylcXUW2Cpbi35Yfgg55rNxy9 dxWDqrAq8Eu0/NdYPgUugZQdMw6FGpdGXku7+zE4SNqNT/8U/C8L9TjG3WjlCSACNZPVsnPDSVd 5uCQLuE5ayj2tbQuSI4TV+uhYEE4A== X-Received: by 2002:a05:600c:19cd:b0:493:f783:c46a with SMTP id 5b1f17b1804b1-49978ef4e13mr17934985e9.6.1786440137773; Tue, 11 Aug 2026 02:22:17 -0700 (PDT) Received: from localhost.localdomain ([82.137.32.40]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-49978840189sm21849585e9.0.2026.08.11.02.22.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Aug 2026 02:22:17 -0700 (PDT) From: Eduard Bostina To: Conor Dooley , devicetree@vger.kernel.org, Eduard Bostina , Krzysztof Kozlowski , linux-kernel@vger.kernel.org, linux-pwm@vger.kernel.org, Rob Herring , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= Cc: daniel.baluta@nxp.com, simona.toaca@nxp.com, goledhruva@gmail.com, m-chawdhry@ti.com Subject: [PATCH] dt-bindings: pwm: Convert TI PWM Subsystem to DT schema Date: Tue, 11 Aug 2026 09:22:08 +0000 Message-ID: <20260811092208.687731-1-egbostina@gmail.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Convert the Texas Instruments SoC PWM Subsystem bindings to DT schema. During the conversion, the following updates were made: - 'counter' node was added to the allowed child nodes list to resolve dtbs_check warnings. Some eqep nodes use 'counter' instead of 'eqep'. Signed-off-by: Eduard Bostina --- .../devicetree/bindings/pwm/pwm-tipwmss.txt | 58 -------------- .../devicetree/bindings/pwm/ti,pwmss.yaml | 77 +++++++++++++++++++ 2 files changed, 77 insertions(+), 58 deletions(-) delete mode 100644 Documentation/devicetree/bindings/pwm/pwm-tipwmss.txt create mode 100644 Documentation/devicetree/bindings/pwm/ti,pwmss.yaml diff --git a/Documentation/devicetree/bindings/pwm/pwm-tipwmss.txt b/Documentation/devicetree/bindings/pwm/pwm-tipwmss.txt deleted file mode 100644 index 4633697fbda1..000000000000 --- a/Documentation/devicetree/bindings/pwm/pwm-tipwmss.txt +++ /dev/null @@ -1,58 +0,0 @@ -TI SOC based PWM Subsystem - -Required properties: -- compatible: Must be "ti,-pwmss". - for am33xx - compatible = "ti,am33xx-pwmss"; - for am4372 - compatible = "ti,am4372-pwmss","ti,am33xx-pwmss"; - for dra746 - compatible = "ti,dra746-pwmss", "ti,am33xx-pwmss" - -- reg: physical base address and size of the registers map. -- address-cells: Specify the number of u32 entries needed in child nodes. - Should set to 1. -- size-cells: specify number of u32 entries needed to specify child nodes size - in reg property. Should set to 1. -- ranges: describes the address mapping of a memory-mapped bus. Should set to - physical address map of child's base address, physical address within - parent's address space and length of the address map. For am33xx, - 3 set of child register maps present, ECAP register space, EQEP - register space, EHRPWM register space. - -Also child nodes should also populated under PWMSS DT node. - -Example: -epwmss0: epwmss@48300000 { /* PWMSS for am33xx */ - compatible = "ti,am33xx-pwmss"; - reg = <0x48300000 0x10>; - ti,hwmods = "epwmss0"; - #address-cells = <1>; - #size-cells = <1>; - ranges = <0x48300100 0x48300100 0x80 /* ECAP */ - 0x48300180 0x48300180 0x80 /* EQEP */ - 0x48300200 0x48300200 0x80>; /* EHRPWM */ - - /* child nodes go here */ -}; - -epwmss0: epwmss@48300000 { /* PWMSS for am4372 */ - compatible = "ti,am4372-pwmss","ti,am33xx-pwmss" - reg = <0x48300000 0x10>; - ti,hwmods = "epwmss0"; - #address-cells = <1>; - #size-cells = <1>; - ranges = <0x48300100 0x48300100 0x80 /* ECAP */ - 0x48300180 0x48300180 0x80 /* EQEP */ - 0x48300200 0x48300200 0x80>; /* EHRPWM */ - - /* child nodes go here */ -}; - -epwmss0: epwmss@4843e000 { /* PWMSS for DRA7xx */ - compatible = "ti,dra746-pwmss", "ti,am33xx-pwmss"; - reg = <0x4843e000 0x30>; - ti,hwmods = "epwmss0"; - #address-cells = <1>; - #size-cells = <1>; - ranges; - - /* child nodes go here */ -}; diff --git a/Documentation/devicetree/bindings/pwm/ti,pwmss.yaml b/Documentation/devicetree/bindings/pwm/ti,pwmss.yaml new file mode 100644 index 000000000000..53f88139dcd4 --- /dev/null +++ b/Documentation/devicetree/bindings/pwm/ti,pwmss.yaml @@ -0,0 +1,77 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pwm/ti,pwmss.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Texas Instruments SoC PWM Subsystem + +maintainers: + - Eduard Bostina + +properties: + compatible: + oneOf: + - const: ti,am33xx-pwmss + - items: + - enum: + - ti,am4372-pwmss + - ti,dra746-pwmss + - const: ti,am33xx-pwmss + + reg: + maxItems: 1 + + "#address-cells": + const: 1 + + "#size-cells": + const: 1 + + ranges: true + +patternProperties: + "^(ecap|eqep|pwm|counter)@[0-9a-f]+$": + type: object + description: Child nodes for ECAP, EQEP (counter), and EHRPWM + +required: + - compatible + - reg + - "#address-cells" + - "#size-cells" + - ranges + +additionalProperties: false + +examples: + - | + pwm@48300000 { /* PWMSS for am33xx */ + compatible = "ti,am33xx-pwmss"; + reg = <0x48300000 0x10>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x48300100 0x48300100 0x80>, /* ECAP */ + <0x48300180 0x48300180 0x80>, /* EQEP */ + <0x48300200 0x48300200 0x80>; /* EHRPWM */ + }; + + - | + pwm@48300000 { /* PWMSS for am4372 */ + compatible = "ti,am4372-pwmss", "ti,am33xx-pwmss"; + reg = <0x48300000 0x10>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x48300100 0x48300100 0x80>, /* ECAP */ + <0x48300180 0x48300180 0x80>, /* EQEP */ + <0x48300200 0x48300200 0x80>; /* EHRPWM */ + }; + + - | + pwm@4843e000 { /* PWMSS for DRA7xx */ + compatible = "ti,dra746-pwmss", "ti,am33xx-pwmss"; + reg = <0x4843e000 0x30>; + #address-cells = <1>; + #size-cells = <1>; + ranges; + }; -- 2.43.0