From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 20B4B418346 for ; Thu, 13 Aug 2026 16:11:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786637468; cv=none; b=lAUJevM4ybZPsqZnwnmHcBpcsjnFyn+VTaYB8YYnRF3Tl7HmLK48f2VCqhkq7P9HMVqq525W/WBDHCe670hk0LpcX4qvOKyKt/q6381rP24HkNgVduEqepyPs16dN3Ie0pTNIcaAk+Zv53jeegSvj7a2DroAsjSExhIVAN7aKVU= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786637468; c=relaxed/simple; bh=bEcIOZ3o4/YBQO9AvFUt5JfjZrSfxQHFfPTUj3NXnoI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=EuxX2IaTDXpNrsLRmqA2gRliThiRLAk13TsiKxVzzV/WIfXjYXJFZFjqrSgLrGVoYR64741BFYNGY4pAMFoBNrj17rkatwfJNSHWs52tASTKgRtGDJSbhP8w5ZFCPTBlro7UXP0hEFq8LXRn0G2SO/IL9zdSGwJ2RegEsmPn/jE= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=eabTRIHI; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="eabTRIHI" Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-49800c6a846so886595e9.3 for ; Thu, 13 Aug 2026 09:11:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1786637464; x=1787242264; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=WAHvpFbJ0JtpWCk4HMUeYX5OKhCmyGZq7qNeYbuxFvs=; b=eabTRIHIGdDNpHAf+jhFG/eggbsr2hSUxUalIFyLsgFeM13R+PGuc36gxJf7oZC7Fd U1n42TDWF3aGc0z3NM4aPfymTlZTx1iwRLHSRKfv2CVWf5Dr58t4Y6LEUdBpgkuvk8Wi RmXOhMjXPPZa0Zqp15SPRIP463A+PKvjlUbkeaLSlJuDNZOcJI1I4rpky0C0lXOVfsJv uBr7+P0Y+PAbMECeGCNCuR0UwvMcvwGWPKo/H4k1CHfYCAneyoADV2Ch8p57xesNFUQC 4Ex4bYg5bDTfkZB58WoMOQMHCZydb+EKqcH+HEY3sVJpt19NKWz8pYxrlruhD1W21v9D gxnw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1786637464; x=1787242264; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=WAHvpFbJ0JtpWCk4HMUeYX5OKhCmyGZq7qNeYbuxFvs=; b=U6ozrUG/BphdAOZZGOhxbNrTa29Fb2XtP13UILY5X44VbiY8eht/gdr36xH02lXgRi z3Z3H7aLE+VIBfQ01bfW8MIpsQjIvhm4T+IAoQqYcI+jtgRIG9h3tjfzvDOkwFo6cYQ3 f8Mg0i7vbp+pWZXV2AiFkGuMakJVaKJzqZSfxJEb44Abl1WTEx6zITcvD7ebVjz3KXQC jNXeTKKAjTEKsr8I6v15PIV3IqDpzU8SCDvBDU1UNkcnMNjPntE1V1inLrdM208yDsZn 2aRlrapl7EUrLHevA1JKKr+EcqQhs37kdpxFU00CWn81zPHfoXEuUw7ykm1f5gCBnUAK sdYA== X-Forwarded-Encrypted: i=1; AHgh+RoUqres6Y09OJXc/sRPgxkRr/KUiC7YV6FBvzkc/UQRGmUBsrHjBkLLhB7cn4VzEa/Ls+sbp/J4fXSCHyM=@vger.kernel.org X-Gm-Message-State: AOJu0YymUiVPO5/3xCHhSU7hnRtmXK7xypJclqBASUi+Na7h4jTgsMNs ur0qrM2o07glraOFGuS8qV6QJypHdm/K5cALPp5FEQSztXfNDGGohYy5 X-Gm-Gg: AR+sD12n+1vXhVoLoxYj2GCCcyzp1JALxioJ4+Hr6F+8OaHel7Ww8cq2L0jo4txbCQ6 kn9tsqkwQCRYgzqD3O4oblel87w11kq6lybVXwmtQNQE3OhheMCdik4mU6QRtLspY8DOcm38PT8 FL2qzbMMVUqZk6NmDH28KSRJr8DqG/ji5HEpNL8P/dwJb7qigvPR2pJUlggdoWGuMaXyM+/YSIa Wl/V++ikj8BRvs1OtKvVYbtwfPH3s5mjHD2uTSme+tRUcn0ZqOnlcX+7tHeeWhrTkADwlRSrZwP CURV9hwhuFgubkFBuF9NsvCepxhrLQqAmWYW6UxpL56n/YK+XJVz1ajpYTuaC1dAifKU6zPkRs9 yvfJ+FZVf0fgmw+xKqa+RvV25BFxBF4IRsSrhtVXvcgb2oTb0i2uZgdBVxhxHz2i3eePM/NCfbD uiHFxhKo5ViyCSxPfFNv2mFXOeMMk6QrchW1d0781A32+95Mg3P9k+h49bWrezZSO+XQ== X-Received: by 2002:a05:600c:3b88:b0:499:7aa8:bd09 with SMTP id 5b1f17b1804b1-499821880edmr89033725e9.4.1786637464204; Thu, 13 Aug 2026 09:11:04 -0700 (PDT) Received: from deb05.proceq.com ([213.160.61.66]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4815f21a24esm449409f8f.11.2026.08.13.09.11.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 13 Aug 2026 09:11:03 -0700 (PDT) From: Mehmet Fide To: Shawn Guo , Sascha Hauer Cc: Frank Li , Pengutronix Kernel Team , Stefan Agner , Fabio Estevam , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Francesco Dolcini , linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Mehmet Fide Subject: [PATCH v4 1/4] ARM: dts: vf-colibri: apply the EXT_IO pin group Date: Thu, 13 Aug 2026 18:10:58 +0200 Message-ID: <20260813161101.2274327-2-mehmet.fide@gmail.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260813161101.2274327-1-mehmet.fide@gmail.com> References: <20260813161101.2274327-1-mehmet.fide@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit From: Mehmet Fide pinctrl_gpio_ext describes the three Colibri EXT_IO pins, but no node references it, so the pin controller never applies it and the pads keep whatever mux and bias they came up with. It is the only pin group in the Vybrid Colibri device trees that is defined and never used. The three pins are GPIOs on gpio2 and belong to no device, so hog the group on that controller. Referencing it from &iomuxc would work too, but the pin controller would then depend on one of its own children, which fw_devlink reports as a dependency cycle. Signed-off-by: Mehmet Fide --- arch/arm/boot/dts/nxp/vf/vf-colibri.dtsi | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/arch/arm/boot/dts/nxp/vf/vf-colibri.dtsi b/arch/arm/boot/dts/nxp/vf/vf-colibri.dtsi index 98f9ee1b0030..74afc7b0d74b 100644 --- a/arch/arm/boot/dts/nxp/vf/vf-colibri.dtsi +++ b/arch/arm/boot/dts/nxp/vf/vf-colibri.dtsi @@ -170,6 +170,15 @@ &usbphy1 { status = "okay"; }; +&gpio2 { + /* + * EXT_IO_0..2 belong to no device, so hog the pin group here rather + * than on the pin controller, which would depend on its own child. + */ + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_gpio_ext>; +}; + &iomuxc { pinctrl_flexcan0: can0grp { fsl,pins = < -- 2.54.0