From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pj1-f51.google.com (mail-pj1-f51.google.com [209.85.216.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 556DD4C81 for ; Sat, 7 Mar 2026 15:46:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.51 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772898408; cv=none; b=SNeAd+/nZt4y4Ir57U1dsebLYLWhUGMc50NpawUYuLdzuaaSiaein9HvdJ+PcL1ENCv6cOR7o9Q3Egwr0gfdiWa3xyVcMxvcsa8GDPF1jpb6+ChLu5lD1TM+LwjsvBpZmYyVTUiHTGFwgl1EPfEMgkHafG6qemzamda7XfVws94= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772898408; c=relaxed/simple; bh=9l6aWH5YuUs1bRcF2o8aGcitTmhyjC3ss5qSJanDlq8=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=BFqGQVK01g6cr1cs05uRwiq1HA/Oo1nR1l9k8A98li53nCLMZ2bC7VqaktJJdY7AHMP9o1x/zAGzXv420EQ089IAklZoRM5Z/qCpbrZXA8Mhq7WjcAARKZInSdxUzIJtJsC/5UZmS4+4V/ZfHEC1ZD8Qsp1aJFo5luvi3B2G3ok= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ed08l3yx; arc=none smtp.client-ip=209.85.216.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ed08l3yx" Received: by mail-pj1-f51.google.com with SMTP id 98e67ed59e1d1-359832fc558so5420071a91.0 for ; Sat, 07 Mar 2026 07:46:47 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1772898407; x=1773503207; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=uIuoqWZv8tHnvu9QNytBoqL4NkVScPssH158PsBBt80=; b=ed08l3yxCGx+tV/Q2m61f19ElFnMGTefilnLE3eLFLlZVDCL8sjfaFcjZ8Sn/Y7Bv5 8KLiA+RIUBpC8otmwXGGmj6Le6r8lSy3HO61OZlEpv2pmiGorzIBsSJtCMyr+MAWzQLw qw2m2NlJVTVUqwIclmOM3aPq6ALJ5fMXs+Zioy3/UJ7JGWNTAFF7IRiW+iK9RURHOAwp r7uo6kC3W+sLIsZppuAYtEYrjJIfRKysPMwtHR958qir2hVgL+oFxC/IrzwIAWGwDig7 feng+wYNGen+LeXna3c8leCeTF30y0anSMMvOREeGzYDm5Fzj9s5R2fuD3jb7wncuMwY 91Kw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772898407; x=1773503207; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=uIuoqWZv8tHnvu9QNytBoqL4NkVScPssH158PsBBt80=; b=UQfkxDDemC/r6S3ZIEfjY3p6EQZCvIlzsQeuIMgm3B/RS6JvJtgsmh++mluPJWAM+b ATKHXThFYQNtQ1+0zZPjgorcUgdvW5JZeMo7nbAiUcglzpxFv0GuYXNj/5rrxx4IZv0D I96SfqX6qazCPkA91scNEpl6DW7FRAdsseScNTFJVh3kUq6CKuMoIYzSAna5ZIXtuxPs O5r2svfyFS91gbXJc3wnhANw6vdPfS/nGYXEssfUdG6TsyBJreiTsmnJ4C6CDOv9YP72 frnGgdTHIXs2c7KjHrwcVll+3nwd82NZdC16LIihUvG2nZB0v2J21kqTK+FQAo3TPpun F1fw== X-Forwarded-Encrypted: i=1; AJvYcCXQWnDCk1Lv4m5n1L9CPpIIowraL6C91ozHS8V1RJcWf9/Gcym/Gzjt+vSevoDrzZpmLDOz8Cn5U0yLSGc=@vger.kernel.org X-Gm-Message-State: AOJu0YwgyGxHG7af0ZKruVNQIBd0glOisKkzfUxOITd6jd8NesuCP5pH 5++MSPDh/BUI+YyhsNfvjDOtMGtGdFgGbWqsfp92ns0k6QL9+tDEqXCr X-Gm-Gg: ATEYQzxbwFkyeF6N7OTE96hNmar9cErEM5U75DogSVFzYk54Nw/SMLz5X9ZN1huJ4nx otDyv9lNS0A5ez/5hG0uchX1A5l5S+CcUCVVCFgARQVVhdsbUkMGaGNattDZyZ2JH9McA+tEUnC GItJxrrwET3Pj5E1rlNHsrGuzLbh+WtV2AG1g8TrFYjL/Ckm3ak798z7wIg2WAMcuxsvx5KSENW Li3H5NYbRqdPVddlDmUfFveXsctr//WN6uxRpzzNvu3b0de5C6DIesEHeO9Bev1XLIUmbQkJQFr l8VVZ33J5seRBGG2TNQzzbkRQ59Tfyq84sgFB21ST8pFKYIE1Isv+SxiKuGDJLHBmIZROG4gf/g Iisnha3RxT4Llvy5I3F/j92slkJQtLATMw1A1nrbQoi0vpUTNU58neU/zlcOekIjqFlKOAsNkij I4qYsTW0kmrgcLhsK0f79g++GpTn8SFUACR+nXHxkFdGxMQtIDBbSoIdvJGYhDpwUJo9/4Kjm88 CNnqEDdbss= X-Received: by 2002:a17:90b:5410:b0:352:ba0f:fb28 with SMTP id 98e67ed59e1d1-359be23398cmr5286986a91.1.1772898406660; Sat, 07 Mar 2026 07:46:46 -0800 (PST) Received: from ?IPV6:2409:40f2:2133:57ee:dd51:fda6:69f8:15b9? ([2409:40f2:2133:57ee:dd51:fda6:69f8:15b9]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-359bcb2abecsm1943723a91.9.2026.03.07.07.46.41 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Sat, 07 Mar 2026 07:46:46 -0800 (PST) Message-ID: <2185210c-d407-4019-a364-9e72df93029a@gmail.com> Date: Sat, 7 Mar 2026 21:16:39 +0530 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v4 3/5] dt-bindings: arm: microchip,sam9x60-pit64b : convert to DT schema To: Claudiu Beznea , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Nicolas Ferre , Alexandre Belloni Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Conor Dooley References: <20260227-arm-microchip-v4-0-7e2ae1c5b5d6@gmail.com> <20260227-arm-microchip-v4-3-7e2ae1c5b5d6@gmail.com> Content-Language: en-US From: Akhila YS In-Reply-To: Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit On 07-03-2026 20:01, Claudiu Beznea wrote: > > > On 2/27/26 17:14, Akhila YS wrote: >> Convert Atmel Periodic interval timer of 64bit (PIT64b) binding to YAML >> format. >> Changes during conversion: >> - Add missing compatible "microchip,sama7g5-pit64b" along with a >> fallback >> compatible "microchip,sam9x60-pit64b". >> >> Acked-by: Conor Dooley >> Signed-off-by: Akhila YS >> --- >>   .../devicetree/bindings/arm/atmel-sysregs.txt      |  8 --- >>   .../bindings/arm/microchip,sam9x60-pit64b.yaml     | 68 >> ++++++++++++++++++++++ >>   2 files changed, 68 insertions(+), 8 deletions(-) >> >> diff --git a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt >> b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt >> index 70059f66f2b4..d0561f7f465c 100644 >> --- a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt >> +++ b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt >> @@ -1,13 +1,5 @@ >>   Atmel system registers >>   -PIT64B Timer required properties: >> -- compatible: Should be "microchip,sam9x60-pit64b" or >> -            "microchip,sam9x7-pit64b", "microchip,sam9x60-pit64b" >> -            "microchip,sama7d65-pit64b", "microchip,sam9x60-pit64b" >> -- reg: Should contain registers location and length >> -- interrupts: Should contain interrupt for PIT64B timer >> -- clocks: Should contain the available clock sources for PIT64B timer. >> - >>   System Timer (ST) required properties: >>   - compatible: Should be "atmel,at91rm9200-st", "syscon", "simple-mfd" >>   - reg: Should contain registers location and length >> diff --git >> a/Documentation/devicetree/bindings/arm/microchip,sam9x60-pit64b.yaml >> b/Documentation/devicetree/bindings/arm/microchip,sam9x60-pit64b.yaml >> new file mode 100644 >> index 000000000000..f00ac7e858d9 >> --- /dev/null >> +++ >> b/Documentation/devicetree/bindings/arm/microchip,sam9x60-pit64b.yaml >> @@ -0,0 +1,68 @@ >> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) >> +%YAML 1.2 >> +--- >> +$id: http://devicetree.org/schemas/arm/microchip,sam9x60-pit64b.yaml# >> +$schema: http://devicetree.org/meta-schemas/core.yaml# >> + >> +title: Microchip PIT64B 64-bit Periodic Interval Timer >> + >> +maintainers: >> +  - Nicolas Ferre >> +  - Claudiu Beznea >> + >> +description: >> +  The Microchip PIT64B is a 64-bit periodic interval timer used in >> +  several modern Microchip ARM SoCs including SAM9X60, SAM9X7 and >> +  SAMA7D65 families. It provides extended timing range, flexible >> +  clock selection and supports both periodic and one-shot interrupt >> +  generation modes. >> + >> +properties: >> +  compatible: >> +    oneOf: >> +      - const: microchip,sam9x60-pit64b >> +      - items: >> +          - enum: >> +              - microchip,sama7d65-pit64b >> +              - microchip,sama7g5-pit64b >> +              - microchip,sam9x7-pit64b > > Same here, I'll adjust this list to be alphanumerically sorted, thus, > microchip,sam9x7-pit64b first. Other than that:  Thank you claudiu. > > Reviewed-by: Claudiu Beznea > -- Best Regards, Akhila.