From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ECCBC48AE3C for ; Wed, 6 May 2026 16:02:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778083351; cv=none; b=KTIGiH5dPZDmpg1F/glKTqgujb8Z+LAnGLbzCrIS2v+knTq/V8pW2I/LRkp4xVSwriHE/OB/Nhqb/i1oyzvWVJ+iY5UV8UKYGNZF0v/4AFVu5Ccw23oroTq0fpYvxH8gnR1qqUiwViJWA42iEuK0WlPt5jCkVvLk67XwQEalDkE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778083351; c=relaxed/simple; bh=IOTEW2qQ5N89NXwb1CeAN1Uhwjjf6nKKdaqAgo1Twjw=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=oMkv0Wmous2Jy4STmm6mbg1rxl0MIJ1qT1vUKat2HgteLFAF1x0cx6iXV3GrUEu9DOPLTcI6zFeOs8rPjVXcTlUI8y2OujeR7aslYZzrBAtLSjXzO0B6oXjxLwL6gEwsuU5GPx/RwRHV+HJOO3mGz3Hp7DdQDF99CCiK7RP+bs8= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=NMjbqf09; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=TzXCLKvv; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="NMjbqf09"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="TzXCLKvv" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 646CFYG21514820 for ; Wed, 6 May 2026 16:02:19 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= TGZ1h1/OF53J3gFzAIo0xWBAkfLlfizlmwek520L4Rk=; b=NMjbqf09KRZ3cMc5 /KHw2mkkI9Ijj7nU+6NObGB8gY8snyi0I3TFsEk36Zv7Y07/4oUJ3y3OJpeX1lE2 ygAKbC6Zwh2UjQ6K3s8lsKc2cFPyUH0xYmQkAZpx3/Syc7Bv5uOvjTks/wlcZ+iH /Fgl5pgY1fMor5jsGIzCAbu9CtrJrdM21LGgafmvJRQf1UbmpSZZup8Qcc1TxLzM K4sv9ZV5lrpwuzaEOAV/Qa1r9R8YNacZ0PUs1qiELmDHitpQ3ekOdFcjo2TF/ARr J0U9z0DC8eS4oRrtwDaOucDXFgYyu8QTVwvHeTT4AjYFnEeNUEoI41ntb7WzPk7y A5g0Gg== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e00v1t6jh-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 06 May 2026 16:02:18 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-2b461b36990so72261915ad.3 for ; Wed, 06 May 2026 09:02:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1778083338; x=1778688138; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=TGZ1h1/OF53J3gFzAIo0xWBAkfLlfizlmwek520L4Rk=; b=TzXCLKvvwt6v4AiV6Vpyt52x+n1YYUsPWPJM5k+H2yni8hPKFgyKL1B//eQhXHOeYI zUzGA4ik4F08Xv/pHAW1kCMzRrFrSwLiw1LosC1HtJS3Dv4nakrmq9UJt+A5UL/eYtS0 54ceUAGsfYwh9CVGmqBILitRSZeLrOMv5GT3496GGQeXH6Sez1CJ7u4AZ7IqAB3TQcFS 2bnAWZl7VM9IozU7Q+6MPOdhu2+oVFXqrSm+DUcqeVLd0Kwpmd3dFvUfz94Wdy6HZn/1 TnB75vMJm9eWuyaPZSqU7qPKLmlGQXQhyXYhWV1wwo/OTqRGL8gi30k2rCIIJ998WPhQ TeEQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778083338; x=1778688138; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=TGZ1h1/OF53J3gFzAIo0xWBAkfLlfizlmwek520L4Rk=; b=gN2Ja0BMOapd/we9d5xtnA0oUpkCTE5KD2XkWDpYBlzI6iWyWm6ZufFZns3mXr6HDg QyYoMQufHZLmsFCRjIPu2oyw+AEdV8ASa4+ZqWsQ56SiSnQhBxqAHvbRK6rz5r0IXlYj vZNX2SrCDyH9Ad1t7PIDAUpiYzASQTy6DoZwBxljnixQs0Vf3H+0LU2w9jZbizWp4xLd xitBJ6EkTA3Wj8RACZ67+mxj0ClsKY8MR2CjDoux7VRgh4TRqPI+WrRQ/lgQh7mbBpiv dvrTU3uGeoIPWnh1EovxaVM9MQNQ+8YKEDGWUPGQmz7WErT/BdVamIIMkAwnW2L72QWM z9wA== X-Forwarded-Encrypted: i=1; AFNElJ+jj5cd4jgMpPBmtUGx2i+4lbh6ru4ir6mepW1vASgKUlzwzJ4DpNZbkSQ7Tvu4egIeYBYIQuehbcFA9CY=@vger.kernel.org X-Gm-Message-State: AOJu0Yy4ip304lHAjxWEwc5Xa6+fcFaMcu4y10uZ3US7IR9dlUoCxUNY ThVaL+0PSWx7v1q7GCmp2mC+5iCPe3YiA9zp05LtVpuDlCNCzBa6w5Z5sIZbRj7sDuCBcT8HyXv yDx6evXFYcmrD1oQvMXhmYkp+v0XgBVh7NXFwGdBsyKvaK9umqfYX24TE3Td5zz+X774= X-Gm-Gg: AeBDieuqH8hZIUVg/JpOuy/0VLmQ1o0eQZZimUrqStzW/UkJP2NOOgxUx+aCwn1SO1F bslbuUXtOqad2QmSgQaoKP6oSXMplQmd9CrHwtZFSS8Ushg/ZHQ+9b+Ks/IQsGLkDeqsnI3Q604 iWgHCVsB0x54ylb+RVwgr+wEYrrTlW4n0YTzNcX6CpXuoAlQHSPcj7NQ11v0Nf5KugT7WSQK3KZ CtT/07/C1h3ttPhRBnC134OEYGqtTKjvRolm+P4buYM4DLAbw2jQX4PNN88NLrCmv4zgwJb9zb1 IFRFjB+Cf431ps/eQyW3C5CDKJesTUDZUkuxTMdPvGNkGdlZk13ilYl+3mgG+N3VM8acg0RtpIt 2K1XdaB3BJFsRocHzZQjDoLLCrIMjg4zlb4Ylw/taJR37Qd8tzvQT1dh+JxgK0O3i X-Received: by 2002:a17:902:da87:b0:2b2:ebed:7afc with SMTP id d9443c01a7336-2ba7a33354emr44077485ad.27.1778083337847; Wed, 06 May 2026 09:02:17 -0700 (PDT) X-Received: by 2002:a17:902:da87:b0:2b2:ebed:7afc with SMTP id d9443c01a7336-2ba7a33354emr44076295ad.27.1778083337057; Wed, 06 May 2026 09:02:17 -0700 (PDT) Received: from [10.204.101.47] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2ba849032bfsm23120095ad.44.2026.05.06.09.02.10 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 06 May 2026 09:02:16 -0700 (PDT) Message-ID: <2b4ff288-1068-4411-bfbf-d007740710ae@oss.qualcomm.com> Date: Wed, 6 May 2026 21:32:09 +0530 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v4 13/13] arm64: dts: qcom: glymur: Add iris video node To: Vishnu Reddy , Dikshita Agarwal , Abhinav Kumar , Bryan O'Donoghue , Mauro Carvalho Chehab , Hans Verkuil , Stefan Schmidt , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Stanimir Varbanov , Joerg Roedel , Will Deacon , Robin Murphy , Bjorn Andersson , Konrad Dybcio Cc: linux-media@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, iommu@lists.linux.dev References: <20260505-glymur-v4-0-17571dbd1caa@oss.qualcomm.com> <20260505-glymur-v4-13-17571dbd1caa@oss.qualcomm.com> Content-Language: en-US From: Vikash Garodia In-Reply-To: <20260505-glymur-v4-13-17571dbd1caa@oss.qualcomm.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit X-Proofpoint-ORIG-GUID: YDN03ZhB2vogF9MT_oXrRwsUbduKxpOu X-Proofpoint-GUID: YDN03ZhB2vogF9MT_oXrRwsUbduKxpOu X-Authority-Analysis: v=2.4 cv=cKXQdFeN c=1 sm=1 tr=0 ts=69fb660a cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yOCtJkima9RkubShWh1s:22 a=EUspDBNiAAAA:8 a=glmcflYCJT591w8RKWQA:9 a=QEXdDO2ut3YA:10 a=uG9DUKGECoFWVXl0Dc02:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTA2MDE1OCBTYWx0ZWRfX46bnvRaOq2UO hYdpqDdQtrphBxG/FEgkw7+WSQk61EubiIeZlmnzNhaZ1cP7Wg9OeRp87bRYn0NwqsiRu3Vvq1C /y+v4NvGP1BDT468T1F1ZCz/G0WxX9XDk5g2khquiDlLVB/cWUos9evWfHPfRVBEuWlan3bYNm7 U3DrBDlAYUFsPIl3EDkVm6ZsUq9laEB9iPC9dcGmEu1ol2uCJRjPJ/AhebyTWrQ6F2mhRqDwOX/ 2Ig5kiaMtKbXfj/ACQzD38QSLVIzpFsFVZCRHSFUsFxADyWwBqk6R/lYd+SU0mv/KProQm2sBO2 z+RjOqAzv+4pO/3iw3xbF2ETBUUjT+s+B5PhGq1z2HB3FEWSKOYd8c2WEZ3La+za0sCDZuR1WD4 9PqQvDoM6eE438sU+NBCo3nQtW1kjmGO4WTkLYklyizWiDH0n+GyqKKikFvNo1mlrnkO1r64LY4 u6sBzO97HaqIjNkMNlQ== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-06_01,2026-05-06_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 adultscore=0 priorityscore=1501 bulkscore=0 phishscore=0 malwarescore=0 clxscore=1015 spamscore=0 impostorscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2605060158 On 5/5/2026 12:29 PM, Vishnu Reddy wrote: > Add iris video codec to glymur SoC, which comes with significantly > different powering up sequence than previous platforms, thus different > clocks and resets. > > Signed-off-by: Vishnu Reddy > --- > arch/arm64/boot/dts/qcom/glymur-crd.dts | 4 ++ > arch/arm64/boot/dts/qcom/glymur.dtsi | 118 ++++++++++++++++++++++++++++++++ > 2 files changed, 122 insertions(+) > > diff --git a/arch/arm64/boot/dts/qcom/glymur-crd.dts b/arch/arm64/boot/dts/qcom/glymur-crd.dts > index 35aaf09e4e2b..8d6ea857634b 100644 > --- a/arch/arm64/boot/dts/qcom/glymur-crd.dts > +++ b/arch/arm64/boot/dts/qcom/glymur-crd.dts > @@ -198,6 +198,10 @@ ptn3222_1: redriver@47 { > }; > }; > > +&iris { > + status = "okay"; > +}; > + generally board enablement change goes as separate patch, not sure on this though. > &mdss { > status = "okay"; > }; > diff --git a/arch/arm64/boot/dts/qcom/glymur.dtsi b/arch/arm64/boot/dts/qcom/glymur.dtsi > index f23cf81ddb77..c47443174f97 100644 > --- a/arch/arm64/boot/dts/qcom/glymur.dtsi > +++ b/arch/arm64/boot/dts/qcom/glymur.dtsi > @@ -13,6 +13,7 @@ > #include > #include > #include > +#include > #include > #include > #include > @@ -4163,6 +4164,123 @@ usb_mp: usb@a400000 { > status = "disabled"; > }; > > + iris: video-codec@aa00000 { > + compatible = "qcom,glymur-iris"; > + reg = <0x0 0xaa00000 0x0 0xf0000>; > + > + clocks = <&gcc GCC_VIDEO_AXI0_CLK>, > + <&videocc VIDEO_CC_MVS0C_CLK>, > + <&videocc VIDEO_CC_MVS0_CLK>, > + <&gcc GCC_VIDEO_AXI0C_CLK>, > + <&videocc VIDEO_CC_MVS0C_FREERUN_CLK>, > + <&videocc VIDEO_CC_MVS0_FREERUN_CLK>, > + <&gcc GCC_VIDEO_AXI1_CLK>, > + <&videocc VIDEO_CC_MVS1_CLK>, > + <&videocc VIDEO_CC_MVS1_FREERUN_CLK>; > + clock-names = "iface", > + "core", > + "vcodec0_core", > + "iface1", > + "core_freerun", > + "vcodec0_core_freerun", > + "iface2", > + "vcodec1_core", > + "vcodec1_core_freerun"; > + > + dma-coherent; > + > + interconnects = <&hsc_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY > + &config_noc SLAVE_VENUS_CFG QCOM_ICC_TAG_ACTIVE_ONLY>, > + <&mmss_noc MASTER_VIDEO QCOM_ICC_TAG_ALWAYS > + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; > + interconnect-names = "cpu-cfg", > + "video-mem"; > + > + interrupts = ; > + > + iommus = <&apps_smmu 0x1940 0x0>, > + <&apps_smmu 0x1943 0x0>, > + <&apps_smmu 0x1944 0x0>, > + <&apps_smmu 0x19e0 0x0>; > + > + iommu-map = ; > + > + memory-region = <&video_mem>; > + > + operating-points-v2 = <&iris_opp_table>; > + > + power-domains = <&videocc VIDEO_CC_MVS0C_GDSC>, > + <&videocc VIDEO_CC_MVS0_GDSC>, > + <&rpmhpd RPMHPD_MXC>, > + <&rpmhpd RPMHPD_MMCX>, > + <&videocc VIDEO_CC_MVS1_GDSC>; > + power-domain-names = "venus", > + "vcodec0", > + "mxc", > + "mmcx", > + "vcodec1"; > + > + resets = <&gcc GCC_VIDEO_AXI0_CLK_ARES>, > + <&gcc GCC_VIDEO_AXI0C_CLK_ARES>, > + <&videocc VIDEO_CC_MVS0C_FREERUN_CLK_ARES>, > + <&videocc VIDEO_CC_MVS0_FREERUN_CLK_ARES>, > + <&gcc GCC_VIDEO_AXI1_CLK_ARES>, > + <&videocc VIDEO_CC_MVS1_FREERUN_CLK_ARES>; > + reset-names = "bus0", > + "bus1", > + "core", > + "vcodec0_core", > + "bus2", > + "vcodec1_core"; > + > + /* > + * IRIS firmware is signed by vendors, only > + * enable on boards where the proper signed firmware > + * is available. > + */ > + status = "disabled"; > + > + iris_opp_table: opp-table { > + compatible = "operating-points-v2"; > + > + opp-240000000 { > + opp-hz = /bits/ 64 <240000000 240000000 360000000>; > + required-opps = <&rpmhpd_opp_svs>, > + <&rpmhpd_opp_low_svs>; > + }; > + > + opp-338000000 { > + opp-hz = /bits/ 64 <338000000 338000000 507000000>; > + required-opps = <&rpmhpd_opp_svs>, > + <&rpmhpd_opp_svs>; > + }; > + > + opp-366000000 { > + opp-hz = /bits/ 64 <366000000 366000000 549000000>; > + required-opps = <&rpmhpd_opp_svs_l1>, > + <&rpmhpd_opp_svs_l1>; > + }; > + > + opp-444000000 { > + opp-hz = /bits/ 64 <444000000 444000000 666000000>; > + required-opps = <&rpmhpd_opp_svs_l1>, > + <&rpmhpd_opp_nom>; > + }; > + > + opp-533333334 { > + opp-hz = /bits/ 64 <533333334 533333334 800000000>; > + required-opps = <&rpmhpd_opp_svs_l1>, > + <&rpmhpd_opp_turbo>; > + }; > + > + opp-655000000 { > + opp-hz = /bits/ 64 <655000000 655000000 982000000>; > + required-opps = <&rpmhpd_opp_nom>, > + <&rpmhpd_opp_turbo_l1>; > + }; > + }; > + }; > + > mdss: display-subsystem@ae00000 { > compatible = "qcom,glymur-mdss"; > reg = <0x0 0x0ae00000 0x0 0x1000>; > otherwise, LGTM Reviewed-by: Vikash Garodia