From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756061Ab2IMHG7 (ORCPT ); Thu, 13 Sep 2012 03:06:59 -0400 Received: from hqemgate03.nvidia.com ([216.228.121.140]:2837 "EHLO hqemgate03.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751069Ab2IMHG4 (ORCPT ); Thu, 13 Sep 2012 03:06:56 -0400 X-PGP-Universal: processed; by hqnvupgp05.nvidia.com on Thu, 13 Sep 2012 00:06:04 -0700 From: Alex Courbot To: Tomi Valkeinen CC: Stephen Warren , Thierry Reding , Simon Glass , Grant Likely , Rob Herring , Mark Brown , Anton Vorontsov , David Woodhouse , Arnd Bergmann , Leela Krishna Amudala , "linux-tegra@vger.kernel.org" , "linux-kernel@vger.kernel.org" , "linux-fbdev@vger.kernel.org" , "devicetree-discuss@lists.ozlabs.org" , "linux-pm@vger.kernel.org" , "linux-doc@vger.kernel.org" Subject: Re: [PATCH v6 1/4] Runtime Interpreted Power Sequences Date: Thu, 13 Sep 2012 16:08:50 +0900 Message-ID: <3082244.Oec3ulPCgi@percival> Organization: NVIDIA User-Agent: KMail/4.9.1 (Linux/3.5.3-1-ARCH; KDE/4.9.1; x86_64; ; ) In-Reply-To: <1347519249.7471.42.camel@lappyti> References: <1347443867-18868-1-git-send-email-acourbot@nvidia.com> <2689722.93BQTh4lSC@percival> <1347519249.7471.42.camel@lappyti> MIME-Version: 1.0 Content-Transfer-Encoding: 7Bit Content-Type: text/plain; charset="us-ascii" Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thursday 13 September 2012 14:54:09 Tomi Valkeinen wrote: > * PGP Signed by an unknown key > > On Thu, 2012-09-13 at 15:36 +0900, Alex Courbot wrote: > > > On Thursday 13 September 2012 14:22:57 Tomi Valkeinen wrote: > > > > > > > > > However, I fear these board specific things may be quite a bit > > > anything, > > > so it may well be pwm, gpios and regulators are not enough for them. > > > For > > > example, there could be an FPGA on the board which requires some > > > configuration to accomplish the task at hand. It could be rather > > > difficult to handle it with a generic power sequence. > > > > > > Right. Note that this framework is supposed to be extended - I would like > > to at least add regulator voltage setting, and maybe even support for > > clocks and pinmux (but that might be out of place). > > > Yes, that's one concern of mine... I already can imagine someone > suggesting adding conditionals to the power sequence data. I took care of that when naming the feature - it is not a "sequence" anymore if you have conditionals. :P > Perhaps also > direct memory read/writes so you can twiddle registers directly. And so > on. Where's the limit what it should contain? Can we soon write full > drivers with the DT data? =) I shall be satisfied the day the kernel is released as one big DT node along with the 5KB interpreter that runs it. Alex.