Re: VIA KT133A / athlon / MMX

Kurt Garloff
2001-07-30T15:47:39Z

[-- Attachment #1: Type: text/plain, Size: 1407 bytes --]

Hi Michael,

thanks for your comments!

On Mon, Jul 30, 2001 at 03:15:38PM +0100, Michael wrote:
> > > On Sun, 29 Jul 2001 22:28:30 +0200, Kurt Garloff wrote:
> > > [54:6]=Probe Next Tag State T1 0=disable 1=enable
> >
> > Main suspect. (Should be 0)
>
> That's set in my stable kt133a system.

But did you experience problems at all with your kernel when compiled for
K7? Note that most (if not all) systems seem to work stable with K6 or PPro
optimized kernels.

> > > [54:0]=Fast Write-to-Read 0=disable 1=enable
> >
> > Third candidate. (Should be 0)
>
> as is this one.
>
> > > [68:2]=Burst Refresh(4 times) 0=disable 1=enable
> >
> > Fourth candidate (Should be 0?)
>
> I set this one yesterday to see if it would trigger the problem, it
> didn't :o/ Same with a few differences between my system and 0x6b, which
> didn't either.
>
> Out of curiosity, where are you getting the 'should be 0/1' details from?

Comparing the lspci -vxxx output of working and non-working systems.

You did no comment on the second candidate:

> [68:4]=DRAM Data Latch Delay 0=Latch 1=Delay latch

Second candidate (Should be 1)

Regards,
--
Kurt Garloff <garloff@suse.de> Eindhoven, NL
GPG key: See mail header, key servers Linux kernel development
SuSE GmbH, Nuernberg, DE SCSI, Security

[-- Attachment #2: Type: application/pgp-signature, Size: 232 bytes --]