From: Andrew Walrond <andrew@walrond.org>
To: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Cc: Linus Torvalds <torvalds@transmeta.com>,
Ivan Kokshaysky <ink@jurassic.park.msu.ru>,
Paul Mackerras <paulus@samba.org>,
"Eric W. Biederman" <ebiederm@xmission.com>,
davidm@hpl.hp.com, grundler@cup.hp.com,
linux-kernel@vger.kernel.org
Subject: Re: [patch 2.5] PCI: allow alternative methods for probing the BARs
Date: Mon, 06 Jan 2003 11:32:29 +0000 [thread overview]
Message-ID: <3E19694D.8030306@walrond.org> (raw)
In-Reply-To: 1041848998.666.4.camel@zion.wanadoo.fr
My (as yet unresolved) problem seems related to this stuff.
I've applied this patch on the off-chance it might fix my problems, to
no avail. As you guys know about this stuff, perhaps you could glance
over my problem description - attached. I be much obliged, as I can't
use nptl *without* 2.5.x, and I can't use my e1000 *with* 2.5.x
2.5.53 and 2.5.54 do not seem to find everything on the pci bus on this
asus pr-dls dual p4 xeon m/b
With 2.4.20+ I see
hal3 root # cat /proc/pci
PCI devices found:
...
Bus 0, device 0, function 0:
Host bridge: PCI device 1166:0012 (ServerWorks) (rev 19).
Bus 0, device 0, function 1:
Host bridge: PCI device 1166:0012 (ServerWorks) (rev 0).
Bus 0, device 0, function 2:
Host bridge: PCI device 1166:0000 (ServerWorks) (rev 0).
Bus 0, device 2, function 0:
Ethernet controller: Intel Corp. 82557/8/9 [Ethernet Pro 100] (rev 16).
IRQ 18.
Master Capable. Latency=32. Min Gnt=8.Max Lat=56.
Non-prefetchable 32 bit memory at 0xfd800000 [0xfd800fff].
I/O at 0xd800 [0xd83f].
Non-prefetchable 32 bit memory at 0xfd000000 [0xfd01ffff].
Bus 0, device 3, function 0:
VGA compatible controller: ATI Technologies Inc Rage XL (rev 39).
IRQ 46.
Master Capable. Latency=32. Min Gnt=8.
Non-prefetchable 32 bit memory at 0xfc000000 [0xfcffffff].
I/O at 0xd400 [0xd4ff].
Non-prefetchable 32 bit memory at 0xfb800000 [0xfb800fff].
Bus 0, device 15, function 0:
ISA bridge: ServerWorks CSB5 South Bridge (rev 147).
Master Capable. Latency=32.
Bus 0, device 15, function 3:
Host bridge: ServerWorks GCLE Host Bridge (rev 0).
Bus 0, device 16, function 0:
Host bridge: PCI device 1166:0101 (ServerWorks) (rev 3).
Master Capable. Latency=64.
Bus 0, device 16, function 2:
Host bridge: PCI device 1166:0101 (ServerWorks) (rev 3).
Master Capable. Latency=64.
Bus 0, device 17, function 0:
Host bridge: PCI device 1166:0101 (ServerWorks) (rev 3).
Master Capable. Latency=64.
Bus 0, device 17, function 2:
Host bridge: PCI device 1166:0101 (ServerWorks) (rev 3).
Master Capable. Latency=64.
Bus 14, device 4, function 0:
SCSI storage controller: LSI Logic / Symbios Logic (formerly NCR)
53c1030 (rev 7).
IRQ 22.
Master Capable. Latency=32. Min Gnt=17.Max Lat=18.
I/O at 0xa000 [0xa0ff].
Non-prefetchable 64 bit memory at 0xfa000000 [0xfa00ffff].
Non-prefetchable 64 bit memory at 0xf9800000 [0xf980ffff].
Bus 14, device 4, function 1:
SCSI storage controller: LSI Logic / Symbios Logic (formerly NCR)
53c1030 (#2) (rev 7).
IRQ 23.
Master Capable. Latency=32. Min Gnt=17.Max Lat=18.
I/O at 0x9800 [0x98ff].
Non-prefetchable 64 bit memory at 0xf9000000 [0xf900ffff].
Non-prefetchable 64 bit memory at 0xf8800000 [0xf880ffff].
Bus 18, device 2, function 0:
Ethernet controller: Intel Corp. 82544GC Gigabit Ethernet
Controller (rev 2).
IRQ 19.
Master Capable. Latency=32. Min Gnt=255.
Non-prefetchable 64 bit memory at 0xf8000000 [0xf801ffff].
Non-prefetchable 64 bit memory at 0xf7800000 [0xf781ffff].
I/O at 0x9400 [0x941f].
But with 2.5.53/2.5.54 bus 14 and bus 18 are missing:
hal3 root # cat /proc/pci
PCI devices found:
Bus 0, device 0, function 0:
Host bridge: PCI device 1166:0012 (ServerWorks) (rev 19).
Bus 0, device 0, function 1:
Host bridge: PCI device 1166:0012 (ServerWorks) (rev 0).
Bus 0, device 0, function 2:
Host bridge: PCI device 1166:0000 (ServerWorks) (rev 0).
Bus 0, device 2, function 0:
Ethernet controller: Intel Corp. 82557/8/9 [Ethernet (rev 16).
IRQ 18.
Master Capable. Latency=32. Min Gnt=8.Max Lat=56.
Non-prefetchable 32 bit memory at 0xfd800000 [0xfd800fff].
I/O at 0xd800 [0xd83f].
Non-prefetchable 32 bit memory at 0xfd000000 [0xfd01ffff].
Bus 0, device 3, function 0:
VGA compatible controller: ATI Technologies Inc Rage XL (rev 39).
IRQ 46.
Master Capable. Latency=32. Min Gnt=8.
Non-prefetchable 32 bit memory at 0xfc000000 [0xfcffffff].
I/O at 0xd400 [0xd4ff].
Non-prefetchable 32 bit memory at 0xfb800000 [0xfb800fff].
Bus 0, device 15, function 0:
ISA bridge: ServerWorks CSB5 South Bridge (rev 147).
Master Capable. Latency=32.
Bus 0, device 15, function 3:
Host bridge: PCI device 1166:0225 (ServerWorks) (rev 0).
Bus 0, device 16, function 0:
Host bridge: PCI device 1166:0101 (ServerWorks) (rev 3).
Master Capable. Latency=64.
Bus 0, device 16, function 2:
Host bridge: PCI device 1166:0101 (ServerWorks) (rev 3).
Master Capable. Latency=64.
Bus 0, device 17, function 0:
Host bridge: PCI device 1166:0101 (ServerWorks) (rev 3).
Master Capable. Latency=64.
Bus 0, device 17, function 2:
Host bridge: PCI device 1166:0101 (ServerWorks) (rev 3).
Master Capable. Latency=64.
ACPI is enabled in both cases (Won't boot with pci=noacpi)
next prev parent reply other threads:[~2003-01-06 11:25 UTC|newest]
Thread overview: 79+ messages / expand[flat|nested] mbox.gz Atom feed top
2002-12-19 21:37 PATCH 2.5.x disable BAR when sizing Grant Grundler
2002-12-20 2:54 ` Alan Cox
2002-12-20 2:27 ` David Mosberger
2002-12-20 6:05 ` Linus Torvalds
2002-12-20 19:50 ` Grant Grundler
2002-12-20 20:14 ` Linus Torvalds
2002-12-20 21:22 ` Grant Grundler
2002-12-21 18:34 ` Maciej W. Rozycki
2002-12-20 20:37 ` Richard B. Johnson
2002-12-20 21:29 ` Grant Grundler
2002-12-20 5:57 ` Linus Torvalds
2002-12-20 9:42 ` David Mosberger
2002-12-20 12:53 ` Ivan Kokshaysky
2002-12-20 17:05 ` Linus Torvalds
2002-12-20 18:26 ` David Mosberger
2002-12-20 19:28 ` Linus Torvalds
2002-12-21 22:06 ` Eric W. Biederman
2002-12-21 22:44 ` Linus Torvalds
2002-12-22 7:15 ` Paul Mackerras
2002-12-22 15:03 ` Benjamin Herrenschmidt
2002-12-22 19:21 ` Ivan Kokshaysky
2002-12-23 0:29 ` Paul Mackerras
2002-12-23 15:26 ` Ivan Kokshaysky
2003-01-05 12:37 ` [patch 2.5] PCI: allow alternative methods for probing the BARs Ivan Kokshaysky
2003-01-06 0:29 ` Anton Blanchard
2003-01-06 4:14 ` Linus Torvalds
2003-01-06 5:22 ` Eric W. Biederman
2003-01-06 10:31 ` Benjamin Herrenschmidt
2003-01-06 11:32 ` Andrew Walrond [this message]
2003-01-06 22:01 ` Grant Grundler
2003-01-06 19:45 ` Grant Grundler
2003-01-07 17:05 ` Ivan Kokshaysky
2003-01-07 17:46 ` Linus Torvalds
2003-01-07 20:17 ` Grant Grundler
2003-01-08 14:47 ` Ivan Kokshaysky
2003-01-08 22:34 ` Grant Grundler
2003-01-06 15:33 ` Ivan Kokshaysky
2003-01-06 21:52 ` Grant Grundler
2003-01-06 23:19 ` Linus Torvalds
2003-01-07 0:13 ` Grant Grundler
2003-01-07 12:33 ` Alan Cox
2003-01-07 17:27 ` Ivan Kokshaysky
2003-01-07 18:46 ` Alan Cox
2003-01-07 17:44 ` Linus Torvalds
2003-01-08 16:55 ` Ivan Kokshaysky
2003-01-09 17:46 ` [patch 2.5] 2-pass PCI probing, generic part Ivan Kokshaysky
2003-01-09 17:52 ` Benjamin Herrenschmidt
2003-01-09 22:09 ` Ivan Kokshaysky
2003-01-09 22:16 ` Linus Torvalds
2003-01-09 22:26 ` Benjamin Herrenschmidt
2003-01-10 3:49 ` Alan Cox
2003-01-09 23:19 ` Ivan Kokshaysky
2003-01-09 23:35 ` Linus Torvalds
2003-01-10 1:09 ` Grant Grundler
2003-01-10 7:56 ` Eric W. Biederman
2003-01-10 19:00 ` Grant Grundler
2003-01-10 21:42 ` Ivan Kokshaysky
2003-01-10 23:07 ` Grant Grundler
2003-01-11 19:39 ` Scott Murray
2003-01-12 7:19 ` Greg KH
2003-01-13 6:28 ` Scott Murray
2003-01-10 13:35 ` Ivan Kokshaysky
2003-01-14 16:39 ` Ivan Kokshaysky
2003-01-09 18:36 ` David Mosberger
2003-01-09 19:52 ` Grant Grundler
2003-01-09 22:40 ` Ivan Kokshaysky
2003-01-09 17:48 ` [patch 2.5] 2-pass PCI probing, hotplug changes Ivan Kokshaysky
2003-01-09 17:51 ` [patch 2.5] 2-pass PCI probing, i386 USB quirk Ivan Kokshaysky
2003-01-07 17:12 ` [patch 2.5] PCI: allow alternative methods for probing the BARs Ivan Kokshaysky
2003-01-07 17:06 ` Ivan Kokshaysky
2002-12-22 19:51 ` PATCH 2.5.x disable BAR when sizing Linus Torvalds
2002-12-22 19:57 ` Eric W. Biederman
2002-12-22 10:38 ` Eric W. Biederman
2002-12-22 18:39 ` Ivan Kokshaysky
2002-12-22 19:47 ` Eric W. Biederman
2002-12-22 21:05 ` Ivan Kokshaysky
2002-12-20 18:50 ` Ivan Kokshaysky
2002-12-20 19:11 ` Linus Torvalds
-- strict thread matches above, loose matches on Subject: below --
2003-01-06 10:31 [patch 2.5] PCI: allow alternative methods for probing the BARs Benjamin Herrenschmidt
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=3E19694D.8030306@walrond.org \
--to=andrew@walrond.org \
--cc=benh@kernel.crashing.org \
--cc=davidm@hpl.hp.com \
--cc=ebiederm@xmission.com \
--cc=grundler@cup.hp.com \
--cc=ink@jurassic.park.msu.ru \
--cc=linux-kernel@vger.kernel.org \
--cc=paulus@samba.org \
--cc=torvalds@transmeta.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox