public inbox for linux-kernel@vger.kernel.org
 help / color / mirror / Atom feed
* Re: [PATCH] Intel x86-64 support merge
       [not found] <200402182006.i1IK6CsS022562@hera.kernel.org>
@ 2004-02-18 21:21 ` Arjan van de Ven
  2004-02-18 22:57   ` H. Peter Anvin
  0 siblings, 1 reply; 10+ messages in thread
From: Arjan van de Ven @ 2004-02-18 21:21 UTC (permalink / raw)
  To: Linux Kernel Mailing List

On Wed, 2004-02-18 at 20:44, Linux Kernel Mailing List wrote:

> 	The ugliest part is probably the swiotlb code.  In fact the code for
> 	that is not even included, but just reused from IA64.  swiotlb
> 	implements the PCI DMA API using bounce buffering.  I don't like this at
> 	all, but there was no other way to support non DAC capable hardware
> 	(like IDE or USB) on machines with >3GB.  Please redirect all flames for
> 	that to the Intel chipset designers.

ehm... so why on earth did Intel cripple this new platform?????


^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: [PATCH] Intel x86-64 support merge
  2004-02-18 21:21 ` Arjan van de Ven
@ 2004-02-18 22:57   ` H. Peter Anvin
  2004-02-18 23:16     ` Arjan van de Ven
  0 siblings, 1 reply; 10+ messages in thread
From: H. Peter Anvin @ 2004-02-18 22:57 UTC (permalink / raw)
  To: linux-kernel

Followup to:  <1077139308.4479.8.camel@laptop.fenrus.com>
By author:    Arjan van de Ven <arjan@fenrus.demon.nl>
In newsgroup: linux.dev.kernel
>
> On Wed, 2004-02-18 at 20:44, Linux Kernel Mailing List wrote:
> 
> > 	The ugliest part is probably the swiotlb code.  In fact the code for
> > 	that is not even included, but just reused from IA64.  swiotlb
> > 	implements the PCI DMA API using bounce buffering.  I don't like this at
> > 	all, but there was no other way to support non DAC capable hardware
> > 	(like IDE or USB) on machines with >3GB.  Please redirect all flames for
> > 	that to the Intel chipset designers.
> 
> ehm... so why on earth did Intel cripple this new platform?????
> 

Because they were caught by surprise and just hacked the chips they
had in the pipeline, presumably.

	-hpa

^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: [PATCH] Intel x86-64 support merge
  2004-02-18 22:57   ` H. Peter Anvin
@ 2004-02-18 23:16     ` Arjan van de Ven
  0 siblings, 0 replies; 10+ messages in thread
From: Arjan van de Ven @ 2004-02-18 23:16 UTC (permalink / raw)
  To: H. Peter Anvin; +Cc: linux-kernel

On Wed, 2004-02-18 at 23:57, H. Peter Anvin wrote:

> 
> Because they were caught by surprise and just hacked the chips they
> had in the pipeline, presumably.

fair enough; I hope this means the next generation has this wart
fixed...


^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: [PATCH] Intel x86-64 support merge
       [not found]     ` <1qJsI-6Be-57@gated-at.bofh.it>
@ 2004-02-19  0:05       ` David Mosberger-Tang
  2004-02-19  9:36         ` David Weinehall
  0 siblings, 1 reply; 10+ messages in thread
From: David Mosberger-Tang @ 2004-02-19  0:05 UTC (permalink / raw)
  To: linux-kernel

>>>>> On Thu, 19 Feb 2004 00:40:24 +0100, Arjan van de Ven <arjan@fenrus.demon.nl> said:

  Arjan> On Wed, 2004-02-18 at 23:57, H. Peter Anvin wrote:
  >>  Because they were caught by surprise and just hacked the chips
  >> they had in the pipeline, presumably.

  Arjan> fair enough; I hope this means the next generation has this
  Arjan> wart fixed...

I wouldn't hold my breath.  My impression was that the Intel chipset
folks don't want I/O MMU because (a) Windows doesn't need it and (b)
real machines use (close-to-)64-bit-capable hardware.

	--david

^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: [PATCH] Intel x86-64 support merge
  2004-02-19  0:05       ` David Mosberger-Tang
@ 2004-02-19  9:36         ` David Weinehall
  0 siblings, 0 replies; 10+ messages in thread
From: David Weinehall @ 2004-02-19  9:36 UTC (permalink / raw)
  To: David Mosberger-Tang; +Cc: linux-kernel

On Wed, Feb 18, 2004 at 04:05:22PM -0800, David Mosberger-Tang wrote:
> >>>>> On Thu, 19 Feb 2004 00:40:24 +0100, Arjan van de Ven <arjan@fenrus.demon.nl> said:
> 
>   Arjan> On Wed, 2004-02-18 at 23:57, H. Peter Anvin wrote:
>   >>  Because they were caught by surprise and just hacked the chips
>   >> they had in the pipeline, presumably.
> 
>   Arjan> fair enough; I hope this means the next generation has this
>   Arjan> wart fixed...
> 
> I wouldn't hold my breath.  My impression was that the Intel chipset
> folks don't want I/O MMU because (a) Windows doesn't need it and (b)
> real machines use (close-to-)64-bit-capable hardware.

Does Windows(-users) really need anything more than ever-more advanced
graphics-adapters with ever-more buggy drivers and ever-faster CPU's,
both to support their ever-more advanced and mind numbing games.  Oh,
and ever-bigger hard disks to hold their ever-growing collections of
mp3's and movies that they probably don't even listen to/watch...

Yeeshh...

Some day maybe even manufactors of Intel hardware might start to create
intelligent, thought through hardware, but I seriously doubt it.


Regards: David Weinehall
-- 
 /) David Weinehall <tao@acc.umu.se> /) Northern lights wander      (\
//  Maintainer of the v2.0 kernel   //  Dance across the winter sky //
\)  http://www.acc.umu.se/~tao/    (/   Full colour fire           (/

^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: [PATCH] Intel x86-64 support merge
       [not found]       ` <1qK5k-7g2-65@gated-at.bofh.it>
@ 2004-02-19 22:06         ` Bill Davidsen
  2004-02-20  4:03           ` David Mosberger-Tang
  2004-02-20  4:19           ` Jeff Garzik
  0 siblings, 2 replies; 10+ messages in thread
From: Bill Davidsen @ 2004-02-19 22:06 UTC (permalink / raw)
  To: David Mosberger-Tang; +Cc: Linux Kernel Mailing List

David Mosberger-Tang wrote:
>>>>>>On Thu, 19 Feb 2004 00:40:24 +0100, Arjan van de Ven <arjan@fenrus.demon.nl> said:
> 
> 
>   Arjan> On Wed, 2004-02-18 at 23:57, H. Peter Anvin wrote:
>   >>  Because they were caught by surprise and just hacked the chips
>   >> they had in the pipeline, presumably.
> 
>   Arjan> fair enough; I hope this means the next generation has this
>   Arjan> wart fixed...
> 
> I wouldn't hold my breath.  My impression was that the Intel chipset
> folks don't want I/O MMU because (a) Windows doesn't need it and (b)
> real machines use (close-to-)64-bit-capable hardware.

Doesn't need it? Does that mean the Win64 uses bounce buffers for 
everything? Or am I totally misreading this?

^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: [PATCH] Intel x86-64 support merge
  2004-02-19 22:06         ` [PATCH] Intel x86-64 support merge Bill Davidsen
@ 2004-02-20  4:03           ` David Mosberger-Tang
  2004-02-20  4:19           ` Jeff Garzik
  1 sibling, 0 replies; 10+ messages in thread
From: David Mosberger-Tang @ 2004-02-20  4:03 UTC (permalink / raw)
  To: Bill Davidsen; +Cc: David Mosberger-Tang, Linux Kernel Mailing List

>>>>> On Thu, 19 Feb 2004 17:06:58 -0500, Bill Davidsen <davidsen@tmr.com> said:

  Bill> David Mosberger-Tang wrote:
  >>>>>>> On Thu, 19 Feb 2004 00:40:24 +0100, Arjan van de Ven
  >>>>>>> <arjan@fenrus.demon.nl> said:
  >>
  Arjan> On Wed, 2004-02-18 at 23:57, H. Peter Anvin wrote:
  >> >> Because they were caught by surprise and just hacked the chips
  >> >> they had in the pipeline, presumably.

  Arjan> fair enough; I hope this means the next generation has this
  Arjan> wart fixed...
  >>  I wouldn't hold my breath.  My impression was that the Intel
  >> chipset folks don't want I/O MMU because (a) Windows doesn't need
  >> it and (b) real machines use (close-to-)64-bit-capable hardware.

  Bill> Doesn't need it? Does that mean the Win64 uses bounce buffers
  Bill> for everything? Or am I totally misreading this?

Remember: I'm just the messenger here...

I have no idea what Win64 does, but obviously bounce buffering is only
an issue for devices that can't address all physical memory.  These
days, even relatively low-end machines have devices that can address
"more than enough" physical memory (I'm not sure exactly what the DMA
limit of, say, a Kenai32 e1000 card is, but it's a lot more than 4GB).

	--david

^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: [PATCH] Intel x86-64 support merge
  2004-02-19 22:06         ` [PATCH] Intel x86-64 support merge Bill Davidsen
  2004-02-20  4:03           ` David Mosberger-Tang
@ 2004-02-20  4:19           ` Jeff Garzik
  2004-02-20  7:48             ` Jes Sorensen
  1 sibling, 1 reply; 10+ messages in thread
From: Jeff Garzik @ 2004-02-20  4:19 UTC (permalink / raw)
  To: Bill Davidsen; +Cc: David Mosberger-Tang, Linux Kernel Mailing List

Bill Davidsen wrote:
> David Mosberger-Tang wrote:
> 
>>>>>>> On Thu, 19 Feb 2004 00:40:24 +0100, Arjan van de Ven 
>>>>>>> <arjan@fenrus.demon.nl> said:
>>
>>
>>
>>   Arjan> On Wed, 2004-02-18 at 23:57, H. Peter Anvin wrote:
>>   >>  Because they were caught by surprise and just hacked the chips
>>   >> they had in the pipeline, presumably.
>>
>>   Arjan> fair enough; I hope this means the next generation has this
>>   Arjan> wart fixed...
>>
>> I wouldn't hold my breath.  My impression was that the Intel chipset
>> folks don't want I/O MMU because (a) Windows doesn't need it and (b)
>> real machines use (close-to-)64-bit-capable hardware.
> 
> 
> Doesn't need it? Does that mean the Win64 uses bounce buffers for 
> everything? Or am I totally misreading this?


Well, for 32-bit PCI hardware on a 64-bit OS, you pretty much have to 
bounce, without an IOMMU.

I doubt Win64 bounces for 64-bit PCI hardware, but who knows...

	Jeff




^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: [PATCH] Intel x86-64 support merge
  2004-02-20  4:19           ` Jeff Garzik
@ 2004-02-20  7:48             ` Jes Sorensen
  2004-02-21  2:07               ` David Mosberger
  0 siblings, 1 reply; 10+ messages in thread
From: Jes Sorensen @ 2004-02-20  7:48 UTC (permalink / raw)
  To: Jeff Garzik
  Cc: Bill Davidsen, David Mosberger-Tang, Linux Kernel Mailing List

>>>>> "Jeff" == Jeff Garzik <jgarzik@pobox.com> writes:

Jeff> Bill Davidsen wrote:
>> Doesn't need it? Does that mean the Win64 uses bounce buffers for
>> everything? Or am I totally misreading this?

Jeff> Well, for 32-bit PCI hardware on a 64-bit OS, you pretty much
Jeff> have to bounce, without an IOMMU.

Jeff> I doubt Win64 bounces for 64-bit PCI hardware, but who knows...

Just a shame they don't seem to care about performance and allowing
one to issue SAC cycles when possible. Oh well, guess one just has to
buy a real computer.

Cheers,
Jes

^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: [PATCH] Intel x86-64 support merge
  2004-02-20  7:48             ` Jes Sorensen
@ 2004-02-21  2:07               ` David Mosberger
  0 siblings, 0 replies; 10+ messages in thread
From: David Mosberger @ 2004-02-21  2:07 UTC (permalink / raw)
  To: Jes Sorensen
  Cc: Jeff Garzik, Bill Davidsen, David Mosberger-Tang,
	Linux Kernel Mailing List

>>>>> On 20 Feb 2004 02:48:06 -0500, Jes Sorensen <jes@wildopensource.com> said:

  Jeff> I doubt Win64 bounces for 64-bit PCI hardware, but who knows...

  Jes> Just a shame they don't seem to care about performance and allowing
  Jes> one to issue SAC cycles when possible.

Careful.  You're assuming that the I/O MMU translation is free.
Depending on many details, that may or may not be the case.

The timing couldn't have been better:

 http://marc.theaimsgroup.com/?l=linux-ia64&m=107732581008944

  Jes> Oh well, guess one just has to buy a real computer.

That's always a good idea.

	--david

^ permalink raw reply	[flat|nested] 10+ messages in thread

end of thread, other threads:[~2004-02-21  2:07 UTC | newest]

Thread overview: 10+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
     [not found] <1qK5k-7g2-67@gated-at.bofh.it>
     [not found] ` <1qK5k-7g2-69@gated-at.bofh.it>
     [not found]   ` <1qK5k-7g2-71@gated-at.bofh.it>
     [not found]     ` <1qK5k-7g2-73@gated-at.bofh.it>
     [not found]       ` <1qK5k-7g2-65@gated-at.bofh.it>
2004-02-19 22:06         ` [PATCH] Intel x86-64 support merge Bill Davidsen
2004-02-20  4:03           ` David Mosberger-Tang
2004-02-20  4:19           ` Jeff Garzik
2004-02-20  7:48             ` Jes Sorensen
2004-02-21  2:07               ` David Mosberger
     [not found] <1qHr5-2tJ-39@gated-at.bofh.it>
     [not found] ` <1qHr5-2tJ-37@gated-at.bofh.it>
     [not found]   ` <1qIZw-6b9-17@gated-at.bofh.it>
     [not found]     ` <1qJsI-6Be-57@gated-at.bofh.it>
2004-02-19  0:05       ` David Mosberger-Tang
2004-02-19  9:36         ` David Weinehall
     [not found] <200402182006.i1IK6CsS022562@hera.kernel.org>
2004-02-18 21:21 ` Arjan van de Ven
2004-02-18 22:57   ` H. Peter Anvin
2004-02-18 23:16     ` Arjan van de Ven

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox