From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1758108AbZBLDQA (ORCPT ); Wed, 11 Feb 2009 22:16:00 -0500 Received: (majordomo@vger.kernel.org) by vger.kernel.org id S1756551AbZBLDPv (ORCPT ); Wed, 11 Feb 2009 22:15:51 -0500 Received: from fgwmail6.fujitsu.co.jp ([192.51.44.36]:40162 "EHLO fgwmail6.fujitsu.co.jp" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754219AbZBLDPv (ORCPT ); Wed, 11 Feb 2009 22:15:51 -0500 Message-ID: <49939457.7030001@jp.fujitsu.com> Date: Thu, 12 Feb 2009 12:15:35 +0900 From: Kenji Kaneshige User-Agent: Thunderbird 2.0.0.19 (Windows/20081209) MIME-Version: 1.0 To: Steven Rostedt CC: "Luck, Tony" , Ingo Molnar , Mike Travis , "linux-kernel@vger.kernel.org" , Thomas Gleixner , Peter Zijlstra , Arnaldo Carvalho de Melo , Frederic Weisbecker , "isimatu.yasuaki@jp.fujitsu.com" Subject: Re: [PATCH 0/8] git pull request for tip/tracing/core References: <20090208054955.777429253@goodmis.org> <20090209093751.GD7930@elte.hu> <20090211153650.GA19576@elte.hu> <20090211171622.GA13239@elte.hu> <20090211173131.GA27546@elte.hu> <57C9024A16AD2D4C97DC78E552063EA361689C3B@orsmsx505.amr.corp.intel.com> <49938BE6.1000402@jp.fujitsu.com> In-Reply-To: Content-Type: text/plain; charset=ISO-2022-JP Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Steven Rostedt wrote: > On Thu, 12 Feb 2009, Kenji Kaneshige wrote: >> Luck, Tony wrote: >>>>> Before we go and make the change, Peter brought up a good point on IRC. Is >>>>> there any reason that ia64 needs 1 << 14 IRQs? That's 16384! >>>>> >>>>> Perhaps the better solution wolud be (if possible), to simply lower the >>>>> number of bits. >>>> i'm the wrong person to be asked about that. (Cc:-ed the right people) >>> People build some pretty big systems on ia64. SGI's largest has 4096 >>> cpus ... so 16384 IRQs is only 4 per cpu. That doesn't sound like very >>> many to me. >>> >>> Fujitsu added the vector domain support for ia64 to get around the shortage >>> of IRQs for large machines. Added them to the Cc: list to see if they have >>> comments on how many IRQs are needed. >>> >> The 1024 IRQs are enough for GSIs on our maximum configuration. But >> if the devices are MSI/MSI-X capable, it could be more than 1024. > > But you would never expect more than 1024 nested interrupts all on the > same CPU? That is, to have over 1024 interrupts interrupting each other? > Itanium processor has 240 vectors for external interrupts and has a mechanism to classifies them to 16 priority classes. The ia64 linux limits maximum nested interrupts depth to 16 using this mechanism. Thanks, Kenji Kaneshige