From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752744Ab1CXQqu (ORCPT ); Thu, 24 Mar 2011 12:46:50 -0400 Received: from mail-fx0-f46.google.com ([209.85.161.46]:60060 "EHLO mail-fx0-f46.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751029Ab1CXQqt (ORCPT ); Thu, 24 Mar 2011 12:46:49 -0400 DomainKey-Signature: a=rsa-sha1; c=nofws; d=gmail.com; s=gamma; h=message-id:date:from:user-agent:mime-version:to:cc:subject :references:in-reply-to:content-type:content-transfer-encoding; b=hoYIMvOvqzQhqFeIJdiGdRRJlR/r2VRkPovE5OZ7iQMUmWuuptmsauYVMO5lDZqYzd 1FBQrp0UIsf0YKenAxmhJasaihRyk2yMy9iyF3R1ROLIloAXDnL4AETcRiLD8zxgchSu fjUTMZayYyuE4Mys2ua0psWzab7ONJKnBgFbs= Message-ID: <4D8B7570.40101@gmail.com> Date: Thu, 24 Mar 2011 19:46:40 +0300 From: Cyrill Gorcunov User-Agent: Mozilla/5.0 (X11; U; Linux x86_64; en-US; rv:1.9.2.14) Gecko/20110223 Thunderbird/3.1.8 MIME-Version: 1.0 To: Ingo Molnar CC: Lin Ming , Don Zickus , Linux kernel mailing list Subject: Re: [PATCH -tip] perf, x86: P4 PMU - Add missing read of a counter before test References: <20110324084819.GH30812@elte.hu> <4D8B6569.2030001@gmail.com> <20110324163332.GA2414@elte.hu> In-Reply-To: <20110324163332.GA2414@elte.hu> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 03/24/2011 07:33 PM, Ingo Molnar wrote: > > * Cyrill Gorcunov wrote: > >> On 03/24/2011 11:48 AM, Ingo Molnar wrote: >>> >>> * Cyrill Gorcunov wrote: >>> >>>> Don, I've added yours SOB, ok? (The patch is attached to avoid >>>> space/tabs problem >>>> due to web-mail client) >>> >>> The patch lacks a proper description about the motivation and effects of the >>> patch. >>> >>> Thanks, >>> >>> Ingo >> >> Ingo, does this one looks better? >> >> --- >> From: Don Zickus >> Subject: [PATCH -tip] perf, x86: P4 PMU - Add missing read of MSR register to catch unflagged overflows >> >> The read of a proper MSR register was missed so instead of a counter the >> configration register is tested (it has ARCH_P4_UNFLAGGED_BIT always cleared) >> and unflagged overflows never have been catched. Fix it by reading a proper >> MSR register. > > So what effect does this have on the regular perf user? Please try to describe > the real-life effect of the bug/problem fixed here. > > Thanks, > > Ingo Unflagged overflows never have been catched due to missed read of a register which is to signalize about it, and as result unknown nmi may happen leading to "Dazen and confused" message. That is what supposed to be in changelog? -- Cyrill