From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755505Ab2D3Mry (ORCPT ); Mon, 30 Apr 2012 08:47:54 -0400 Received: from out1-smtp.messagingengine.com ([66.111.4.25]:34602 "EHLO out1-smtp.messagingengine.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753448Ab2D3Mrw (ORCPT ); Mon, 30 Apr 2012 08:47:52 -0400 X-Sasl-enc: //hRK86gmGUL/vLXrO0vN+TH3nqu0isvedfV3oi4mC0E 1335790071 Message-ID: <4F9E89E6.7070508@ladisch.de> Date: Mon, 30 Apr 2012 14:47:34 +0200 From: Clemens Ladisch User-Agent: Mozilla/5.0 (X11; U; Linux x86_64; en-US; rv:1.9.2.15) Gecko/20110323 Thunderbird/3.1.9 MIME-Version: 1.0 To: Jeroen Van den Keybus CC: Josh Boyer , Borislav Petkov , andymatei@gmail.com, "Huang, Shane" , Borislav Petkov , linux-kernel@vger.kernel.org, Linus Torvalds , Thomas Gleixner Subject: Re: Unhandled IRQs on AMD E-450 References: <14969994.2790.1335342903511.JavaMail.geo-discussion-forums@vbbfr18> <4F97BA60.4080505@ladisch.de> <20120427082203.GB9233@aftab.osrc.amd.com> <4F9E61FC.8070409@ladisch.de> In-Reply-To: Content-Type: text/plain; charset=ISO-8859-1 Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Jeroen Van den Keybus wrote: >> Why 5? This threshold is likely to be too low; fast consecutive interrupts >> can easily happen more often with a very busy device, while an actual stuck >> interrupt will call the handler in an endless loop and very quickly result >> in many thousands of calls. > > Well, 5 works fine on any machine I have tested so far. I'd like to > keep this number as low as possible in case a genuine stuck interrupt > is encountered. Computers are powerful, but I'm reluctant to spill > cycles and power. A stuck interrupt is the consequence of a bug, there is no need to compromise just to optimize for this situation (especially as even with your broken hardware and the patch, stuck interrupts happen no more than once per second). > Also, on an unshared interrupt line, unhandled IRQs should never > happen in succession. Indeed. But this is because pending interrupts are not queued but simply noted with a boolean. > ... broken hardware, i.e. hardware emitting MSIs without getting > acknowledgement). Am I right ? Level-triggered interrupts would need acknowledgements to deactivate the interrupt line, but MSIs do not. Hardware that is designed to take advantage of this indeed works this way; this avoids the need for any MMIO accesses in the interrupt handler. Regards, Clemens