From: Brice Goglin <brice.goglin@gmail.com>
To: Stephan von Krawczynski <skraw@ithnet.com>
Cc: linux-kernel <linux-kernel@vger.kernel.org>
Subject: Re: NUMA processor numbering
Date: Thu, 03 Oct 2013 23:36:09 +0200 [thread overview]
Message-ID: <524DE349.4050000@gmail.com> (raw)
In-Reply-To: <20131003124619.09fe08a3.skraw@ithnet.com>
Le 03/10/2013 12:46, Stephan von Krawczynski a écrit :
> Ok, let me re-phrase the question a bit.
> Is it really possible what you see here:
>
> processor : 0
> vendor_id : GenuineIntel
> cpu family : 6
> model : 45
> model name : Intel(R) Xeon(R) CPU E5-2660 0 @ 2.20GHz
> stepping : 7
> microcode : 0x70d
> cpu MHz : 2002.000
> cache size : 20480 KB
> physical id : 0
> siblings : 16
> core id : 0
> cpu cores : 8
> apicid : 0
> initial apicid : 0
> [...]
>
> processor : 1
> vendor_id : GenuineIntel
> cpu family : 6
> model : 45
> model name : Intel(R) Xeon(R) CPU E5-2660 0 @ 2.20GHz
> stepping : 7
> microcode : 0x70d
> cpu MHz : 1518.000
> cache size : 20480 KB
> physical id : 1
> siblings : 16
> core id : 0
> cpu cores : 8
> apicid : 32
> initial apicid : 32
> [...]
>
> These are the first two in the cpu list. If you look at that they are both on
> core id 0, but have different physical ids. Up to now I thought that processor
> 1 is the HT of core id 0. But with a different physical id this would mean
> that they are different NUMA nodes, right? How can that be? Someone from Intel
> with a hint?
Such "unexpected" numberings are very common. The BIOS is free to number
processors in many different orders, including NUMA first, core first,
HT first, etc.
Having the two hyperthreads of the first core physically numbered 0 and
1 doesn't seem very common on current Intel platforms. Most Xeon E5
machines I've seen put the second hyperthreads of all cores at the end
of range. But there's no guarantee about this.
Use hwloc just like Henrique said, it will take care of virtually
reordering objects in a logical manner.
Brice
prev parent reply other threads:[~2013-10-03 21:46 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-10-03 10:05 NUMA processor numbering Stephan von Krawczynski
2013-10-03 10:22 ` Henrique de Moraes Holschuh
2013-10-03 10:46 ` Stephan von Krawczynski
2013-10-03 21:36 ` Brice Goglin [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=524DE349.4050000@gmail.com \
--to=brice.goglin@gmail.com \
--cc=linux-kernel@vger.kernel.org \
--cc=skraw@ithnet.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).