From: Murali Karicheri <m-karicheri2@ti.com>
To: Mohit KUMAR DCG <Mohit.KUMAR@st.com>
Cc: "Jingoo Han (jg1.han@samsung.com)" <jg1.han@samsung.com>,
"linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>,
Santosh Shilimkar <santosh.shilimkar@ti.com>,
Russell King <linux@arm.linux.org.uk>,
Grant Likely <grant.likely@linaro.org>,
Rob Herring <robh+dt@kernel.org>,
Bjorn Helgaas <bhelgaas@google.com>,
Richard Zhu <r65037@freescale.com>,
Kishon Vijay Abraham I <kishon@ti.com>,
Marek Vasut <marex@denx.de>, Arnd Bergmann <arnd@arndb.de>,
Pawel Moll <pawel.moll@arm.com>,
Mark Rutland <mark.rutland@arm.com>,
Ian Campbell <ijc+devicetree@hellion.org.uk>,
Kumar Gala <galak@codeaurora.org>,
Randy Dunlap <rdunlap@infradead.org>,
Pratyush ANAND <pratyush.anand@st.com>
Subject: Re: [PATCH v5 3/5] PCI: designware: enhance dw_pcie_host_init() to support v3.65 DW hardware
Date: Thu, 17 Jul 2014 11:11:06 -0400 [thread overview]
Message-ID: <53C7E78A.8080604@ti.com> (raw)
In-Reply-To: <2CC2A0A4A178534D93D5159BF3BCB661A47A2A83BB@EAPEX1MAIL1.st.com>
On 07/17/2014 12:18 AM, Mohit KUMAR DCG wrote:
>
>
>> -----Original Message-----
>> From: Pratyush ANAND
>> Sent: Thursday, July 17, 2014 9:07 AM
>> To: Murali Karicheri
>> Cc: linux-pci@vger.kernel.org; linux-kernel@vger.kernel.org; linux-arm-
>> kernel@lists.infradead.org; Santosh Shilimkar; Russell King; Grant Likely; Rob
>> Herring; Mohit KUMAR DCG; Jingoo Han; Bjorn Helgaas; Richard Zhu; Kishon
>> Vijay Abraham I; Marek Vasut; Arnd Bergmann; Pawel Moll; Mark Rutland;
>> Ian Campbell; Kumar Gala; Randy Dunlap
>> Subject: Re: [PATCH v5 3/5] PCI: designware: enhance dw_pcie_host_init()
>> to support v3.65 DW hardware
>>
>> On Thu, Jul 17, 2014 at 12:38:04AM +0800, Murali Karicheri wrote:
>>> keystone PCI controller is based on v3.65 designware hardware. This
>>> version differs from newer versions of the hardware in few functional
>>> areas discussed below that makes it necessary to change
>>> dw_pcie_host_init() to support v3.65 based PCI controller.
>>>
>>> 1. No support for ATU port. So any ATU specific resource handling code
>>> is to be bypassed for v3.65 h/w.
>>> 2. MSI controller uses Application space to implement MSI and 32 MSI
>>> interrupts are multiplexed over 8 IRQs to the host. Hence the code
>>> to process MSI IRQ needs to be different. This patch allows platform
>>> driver to provide its own irq_domain_ops ptr to irq_domain_add_linear()
>>> through an API callback from the designware core driver.
>>> 3. MSI interrupt generation requires EP to write to the RC's application
>>> register. So enhance the driver to allow setup of inbound access to
>>> MSI irq register as a post scan bus API callback.
>>>
>>> Signed-off-by: Murali Karicheri<m-karicheri2@ti.com>
>>
>> Looks almost ok to me.
>>
>> Reviewed-by: Pratyush Anand<pratyush.anand@st.com>
>>
>
> - Now looks fine to me.
>
> Acked-by: Mohit KUMAR<mohit.kumar@st.com>
>
> Jingoo,
> After Murali's patches, dw code can be used by older Synopsys controller based driver too.
> Pls have a look at the series if you have any further comment.
>
> Thanks
> Mohit
Mohit,
Thanks for the review and Ack.
Murali
>
>>> int __init dw_pcie_host_init(struct pcie_port *pp) {
>>> struct device_node *np = pp->dev->of_node;
>>> - struct of_pci_range range;
>>> struct of_pci_range_parser parser;
>>> + struct of_pci_range range;
>>
>> You may avoid moving the above line.
>>
>> ~Pratyush
next prev parent reply other threads:[~2014-07-17 15:13 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-07-16 16:38 [PATCH v5 0/5] Add Keystone PCIe controller driver Murali Karicheri
2014-07-16 16:38 ` [PATCH v5 1/5] PCI: designware: add rd[wr]_other_conf API Murali Karicheri
2014-07-17 3:30 ` Pratyush Anand
2014-07-16 16:38 ` [PATCH v5 2/5] PCI: designware: refactor MSI code to work with v3.65 dw hardware Murali Karicheri
2014-07-17 3:31 ` Pratyush Anand
2014-07-16 16:38 ` [PATCH v5 3/5] PCI: designware: enhance dw_pcie_host_init() to support v3.65 DW hardware Murali Karicheri
2014-07-17 3:36 ` Pratyush Anand
2014-07-17 4:18 ` Mohit KUMAR DCG
2014-07-17 15:11 ` Murali Karicheri [this message]
2014-07-17 15:04 ` Murali Karicheri
2014-07-16 16:38 ` [PATCH v5 4/5] PCI: add PCI controller for keystone PCIe h/w Murali Karicheri
2014-07-17 15:35 ` Murali Karicheri
2014-07-16 16:38 ` [PATCH v5 5/5] PCI: keystone: Update maintainer information Murali Karicheri
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=53C7E78A.8080604@ti.com \
--to=m-karicheri2@ti.com \
--cc=Mohit.KUMAR@st.com \
--cc=arnd@arndb.de \
--cc=bhelgaas@google.com \
--cc=galak@codeaurora.org \
--cc=grant.likely@linaro.org \
--cc=ijc+devicetree@hellion.org.uk \
--cc=jg1.han@samsung.com \
--cc=kishon@ti.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux@arm.linux.org.uk \
--cc=marex@denx.de \
--cc=mark.rutland@arm.com \
--cc=pawel.moll@arm.com \
--cc=pratyush.anand@st.com \
--cc=r65037@freescale.com \
--cc=rdunlap@infradead.org \
--cc=robh+dt@kernel.org \
--cc=santosh.shilimkar@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox