From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1754950AbbCEM47 (ORCPT <rfc822;w@1wt.eu>);
	Thu, 5 Mar 2015 07:56:59 -0500
Received: from mx08-00178001.pphosted.com ([91.207.212.93]:58026 "EHLO
	mx08-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK)
	by vger.kernel.org with ESMTP id S1754804AbbCEM4p (ORCPT
	<rfc822;linux-kernel@vger.kernel.org>);
	Thu, 5 Mar 2015 07:56:45 -0500
Message-ID: <54F85259.8080807@st.com>
Date: Thu, 5 Mar 2015 13:55:53 +0100
From: Maxime Coquelin <maxime.coquelin@st.com>
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:31.0) Gecko/20100101 Thunderbird/31.5.0
MIME-Version: 1.0
To: Fabrice GASNIER <fabrice.gasnier@st.com>, Rob Herring <robh+dt@kernel.org>,
        Pawel Moll <pawel.moll@arm.com>, Mark Rutland <mark.rutland@arm.com>,
        Ian Campbell <ijc+devicetree@hellion.org.uk>,
        Kumar Gala <galak@codeaurora.org>,
        Srinivas Kandagatla <srinivas.kandagatla@gmail.com>,
        Patrice Chotard <patrice.chotard@st.com>,
        Russell King <linux@arm.linux.org.uk>,
        Giuseppe Cavallaro <peppe.cavallaro@st.com>,
        <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
        <linux-arm-kernel@lists.infradead.org>, <kernel@stlinux.com>
Subject: Re: [PATCH] ARM: STi: Add STiH410 SoC support
References: <1425559623-12379-1-git-send-email-fabrice.gasnier@st.com>
In-Reply-To: <1425559623-12379-1-git-send-email-fabrice.gasnier@st.com>
Content-Type: text/plain; charset="windows-1252"; format=flowed
Content-Transfer-Encoding: 7bit
X-Originating-IP: [10.201.23.80]
X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10432:5.13.68,1.0.33,0.0.0000
 definitions=2015-03-05_04:2015-03-05,2015-03-05,1970-01-01 signatures=0
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi Fabrice,

On 03/05/2015 01:47 PM, Fabrice GASNIER wrote:
> This patch adds support to STiH410 SoC.

Actually, the STiH410 support is already here in v4.0-rc1.
The problem is that it is missing the entry in the match table,
and so the L2 cache and other cpus than 0 don't get initialized.

Once fixed, you can add my:
Acked-by: Maxime Coquelin <maxime.coquelin@st.com>

Thanks,
Maxime
>
> Signed-off-by: Fabrice Gasnier <fabrice.gasnier@st.com>
> ---
>   Documentation/devicetree/bindings/arm/sti.txt | 4 ++++
>   arch/arm/mach-sti/board-dt.c                  | 1 +
>   2 files changed, 5 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/arm/sti.txt b/Documentation/devicetree/bindings/arm/sti.txt
> index d70ec35..8d27f6b 100644
> --- a/Documentation/devicetree/bindings/arm/sti.txt
> +++ b/Documentation/devicetree/bindings/arm/sti.txt
> @@ -13,6 +13,10 @@ Boards with the ST STiH407 SoC shall have the following properties:
>   Required root node property:
>   compatible = "st,stih407";
>   
> +Boards with the ST STiH410 SoC shall have the following properties:
> +Required root node property:
> +compatible = "st,stih410";
> +
>   Boards with the ST STiH418 SoC shall have the following properties:
>   Required root node property:
>   compatible = "st,stih418";
> diff --git a/arch/arm/mach-sti/board-dt.c b/arch/arm/mach-sti/board-dt.c
> index b067390..b373aca 100644
> --- a/arch/arm/mach-sti/board-dt.c
> +++ b/arch/arm/mach-sti/board-dt.c
> @@ -18,6 +18,7 @@ static const char *stih41x_dt_match[] __initdata = {
>   	"st,stih415",
>   	"st,stih416",
>   	"st,stih407",
> +	"st,stih410",
>   	"st,stih418",
>   	NULL
>   };