From: Paolo Bonzini <pbonzini@redhat.com>
To: Bandan Das <bsd@redhat.com>
Cc: linux-kernel@vger.kernel.org, kvm@vger.kernel.org,
rkrcmar@redhat.com, guangrong.xiao@linux.intel.com,
Yang Zhang <yang.z.zhang@intel.com>,
wanpeng.li@linux.intel.com
Subject: Re: [PATCH 09/13] KVM: x86: save/load state on SMM switch
Date: Wed, 06 May 2015 12:39:45 +0200 [thread overview]
Message-ID: <5549EF71.4080207@redhat.com> (raw)
In-Reply-To: <jpgegmukb4a.fsf@redhat.com>
On 05/05/2015 22:44, Bandan Das wrote:
> Paolo Bonzini <pbonzini@redhat.com> writes:
>
>> +static inline bool guest_cpuid_has_longmode(struct kvm_vcpu *vcpu)
>> +{
>> + struct kvm_cpuid_entry2 *best;
>> +
>> + best = kvm_find_cpuid_entry(vcpu, 0x80000001, 0);
>> + return best && (best->edx & bit(X86_FEATURE_LM));
>> +}
>> +
>
> We could combine all guest_cpuid_has* functions into a single
> function guest_cpuid_has_feature(vcpu, feature) and avoid code duplication.
> Not relevant to this change - just a note (to self).
>
>> static inline bool guest_cpuid_has_osvw(struct kvm_vcpu *vcpu)
>> {
>> struct kvm_cpuid_entry2 *best;
>> diff --git a/arch/x86/kvm/emulate.c b/arch/x86/kvm/emulate.c
>> index f6b641207416..a49606871277 100644
>> --- a/arch/x86/kvm/emulate.c
>> +++ b/arch/x86/kvm/emulate.c
>> @@ -2262,12 +2262,253 @@ static int em_lseg(struct x86_emulate_ctxt *ctxt)
>> return rc;
>> }
>>
>> +static int emulator_has_longmode(struct x86_emulate_ctxt *ctxt)
>> +{
>> + u32 eax, ebx, ecx, edx;
>> +
>> + eax = 0x80000001;
>> + ecx = 0;
>> + ctxt->ops->get_cpuid(ctxt, &eax, &ebx, &ecx, &edx);
>> + return edx & bit(X86_FEATURE_LM);
>> +}
>> +
>> +#define get_smstate(type, smbase, offset) \
>> + ({ \
>> + type __val; \
>> + int r = ctxt->ops->read_std(ctxt, smbase + offset, &__val, \
>> + sizeof(__val), NULL); \
>> + if (r != X86EMUL_CONTINUE) \
>> + return X86EMUL_UNHANDLEABLE; \
>> + __val; \
>> + })
>> +
>> +static void rsm_set_desc_flags(struct desc_struct *desc, u16 flags)
>> +{
>> + desc->g = (flags >> 15) & 1;
>> + desc->d = (flags >> 14) & 1;
>> + desc->l = (flags >> 13) & 1;
>> + desc->avl = (flags >> 12) & 1;
>> + desc->p = (flags >> 7) & 1;
>> + desc->dpl = (flags >> 5) & 3;
>> + desc->s = (flags >> 4) & 1;
>> + desc->type = flags & 15;
>> +}
>> +
>> +static int rsm_load_seg_32(struct x86_emulate_ctxt *ctxt, u64 smbase, int n)
>> +{
>> + struct desc_struct desc;
>> + int offset;
>> + u16 selector;
>> +
>> + selector = get_smstate(u32, smbase, 0x7fa8 + n * 4);
> Probably a good idea to use #defines for all the offsets here
> and elsewhere.
Uff, those would be a lot of offsets. It's just as easy to get the
#defines right, as it is to get them right in get_smstate... >80
character lines would also mess everything up, I think.
> This return is redundant since rsm_load_seg_32 always returns
> success. Same for rsm_load_seg_64()
Note that the get_smstate macro can do an early return.
>> static int em_rsm(struct x86_emulate_ctxt *ctxt)
>> {
>> + unsigned long cr0, cr4, efer;
>> + u64 smbase;
>> + int ret;
>> +
>> + printk("rsm\n");
>> if ((ctxt->emul_flags & X86EMUL_SMM_MASK) == 0)
>> return emulate_ud(ctxt);
>>
>> - return X86EMUL_UNHANDLEABLE;
>> + /*
>> + * Get back to real mode, to prepare a safe state in which
>> + * to load CR0/CR3/CR4/EFER. Also this will ensure that
>> + * addresses passed to read_std/write_std are not virtual.
>> + */
>
> I am trying to understand this. Aren't we are already in real mode
> here since we are in smm or am I missing something..
SMM starts in big real mode. The SMI handler can go to protected mode
and even enable paging; as long as it's not 64-bit, it can execute an RSM.
I should check and disable CR4.PCIDE before CR0.PG.
>> + cr0 = ctxt->ops->get_cr(ctxt, 0);
>> + if (cr0 & X86_CR0_PE)
>> + ctxt->ops->set_cr(ctxt, 0, cr0 & ~(X86_CR0_PG | X86_CR0_PE));
>> + cr4 = ctxt->ops->get_cr(ctxt, 4);
>> + if (cr0 & X86_CR4_PAE)
Oops, cr4 here.
>> + /* revision id */
>> + put_smstate(u32, buf, 0x7efc, 0x00020064);
> Is the revision id (and 0x00020000 for process_smi*_32()) from the
> spec ? I can't seem to find them.
This revision id is in the AMD spec. You can see that SeaBIOS checks
for it and the 32-bit one as well (which I cannot find anywhere).
SeaBIOS should also accept 0x30000 and 0x30064. Sending a patch.
Paolo
> Bandan
> ...
>
next prev parent reply other threads:[~2015-05-06 10:39 UTC|newest]
Thread overview: 54+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-04-30 11:35 [RFC PATCH 00/13] KVM: x86: SMM support Paolo Bonzini
2015-04-30 11:36 ` [PATCH 01/13] KVM: MMU: fix for CR4.SMEP=1, CR0.WP=0? Paolo Bonzini
2015-05-08 2:52 ` Xiao Guangrong
2015-04-30 11:36 ` [PATCH 02/13] KVM: reuse memslot in kvm_write_guest_page Paolo Bonzini
2015-05-05 15:03 ` Bandan Das
2015-05-05 16:29 ` Radim Krčmář
2015-04-30 11:36 ` [PATCH 03/13] KVM: export __gfn_to_pfn_memslot, drop gfn_to_pfn_async Paolo Bonzini
2015-04-30 11:36 ` [PATCH 04/13] KVM: remove unnecessary arg from mark_page_dirty_in_slot, export it Paolo Bonzini
2015-04-30 11:36 ` [PATCH 05/13] KVM: x86: pass host_initiated to functions that read MSRs Paolo Bonzini
2015-05-04 14:01 ` Radim Krčmář
2015-05-04 16:04 ` Paolo Bonzini
2015-04-30 11:36 ` [PATCH 06/13] KVM: x86: pass the whole hflags field to emulator and back Paolo Bonzini
2015-05-05 15:47 ` Bandan Das
2015-05-05 16:16 ` Paolo Bonzini
2015-05-06 16:49 ` Bandan Das
2015-04-30 11:36 ` [PATCH 07/13] KVM: x86: API changes for SMM support Paolo Bonzini
2015-05-04 15:37 ` Radim Krčmář
2015-05-04 16:02 ` Paolo Bonzini
2015-05-05 16:36 ` Bandan Das
2015-05-05 16:45 ` Paolo Bonzini
2015-04-30 11:36 ` [PATCH 08/13] KVM: x86: stubs " Paolo Bonzini
2015-05-04 17:51 ` Radim Krčmář
2015-05-05 9:37 ` Paolo Bonzini
2015-05-05 18:38 ` Bandan Das
2015-05-05 18:48 ` Radim Krčmář
2015-04-30 11:36 ` [PATCH 09/13] KVM: x86: save/load state on SMM switch Paolo Bonzini
2015-05-04 19:59 ` Radim Krčmář
2015-05-05 9:37 ` Paolo Bonzini
2015-05-05 12:48 ` Radim Krčmář
2015-05-05 13:18 ` Paolo Bonzini
2015-05-05 20:44 ` Bandan Das
2015-05-06 10:39 ` Paolo Bonzini [this message]
2015-05-06 17:55 ` Bandan Das
2015-05-06 19:38 ` Paolo Bonzini
2015-05-12 23:56 ` Bandan Das
2015-05-13 6:58 ` Paolo Bonzini
2015-04-30 11:36 ` [PATCH 10/13] KVM: x86: add vcpu-specific functions to read/write/translate GFNs Paolo Bonzini
2015-04-30 11:36 ` [PATCH 11/13] KVM: x86: add SMM to the MMU role Paolo Bonzini
2015-04-30 11:36 ` [PATCH 12/13] KVM: x86: add KVM_MEM_X86_SMRAM memory slot flag Paolo Bonzini
2015-05-05 17:17 ` Radim Krčmář
2015-05-06 9:47 ` Paolo Bonzini
2015-05-06 16:24 ` Radim Krčmář
2015-05-06 18:15 ` Bandan Das
2015-05-06 19:43 ` Paolo Bonzini
2015-05-15 20:32 ` Avi Kivity
2015-05-18 8:31 ` Paolo Bonzini
2015-04-30 11:36 ` [PATCH 13/13] KVM: x86: advertise KVM_CAP_X86_SMM Paolo Bonzini
2015-05-05 18:40 ` [RFC PATCH 00/13] KVM: x86: SMM support Radim Krčmář
2015-05-06 11:18 ` Paolo Bonzini
2015-05-06 17:14 ` Radim Krčmář
2015-05-19 14:25 ` Zhang, Yang Z
2015-05-19 14:27 ` Paolo Bonzini
2015-05-20 1:03 ` Zhang, Yang Z
2015-05-20 15:22 ` Andi Kleen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5549EF71.4080207@redhat.com \
--to=pbonzini@redhat.com \
--cc=bsd@redhat.com \
--cc=guangrong.xiao@linux.intel.com \
--cc=kvm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=rkrcmar@redhat.com \
--cc=wanpeng.li@linux.intel.com \
--cc=yang.z.zhang@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).