From: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
To: Alban Bedel <albeu@free.fr>, linux-mips@linux-mips.org
Cc: Rob Herring <robh+dt@kernel.org>, Pawel Moll <pawel.moll@arm.com>,
Mark Rutland <mark.rutland@arm.com>,
Ian Campbell <ijc+devicetree@hellion.org.uk>,
Kumar Gala <galak@codeaurora.org>,
Thomas Gleixner <tglx@linutronix.de>,
Jason Cooper <jason@lakedaemon.net>,
Ralf Baechle <ralf@linux-mips.org>,
Andrew Bresticker <abrestic@chromium.org>,
Qais Yousef <qais.yousef@imgtec.com>,
Gabor Juhos <juhosg@openwrt.org>,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v4 03/12] devicetree: Add bindings for the ATH79 DDR controllers
Date: Sun, 31 May 2015 15:23:53 +0300 [thread overview]
Message-ID: <556AFD59.4080009@cogentembedded.com> (raw)
In-Reply-To: <1433029955-7346-4-git-send-email-albeu@free.fr>
Hello.
On 5/31/2015 2:52 AM, Alban Bedel wrote:
> The DDR controller of the ARxxx and AR9xxx families provides an
> interface to flush the FIFO between various devices and the DDR.
> This is mainly used by the IRQ controller to flush the FIFO before
> running the interrupt handler of such devices.
> Signed-off-by: Alban Bedel <albeu@free.fr>
> ---
> v2: * Fix the node names to respect ePAPR
> v3: * Fix some typos
> * Really fix the node names this time
> ---
> .../memory-controllers/ath79-ddr-controller.txt | 35 ++++++++++++++++++++++
> 1 file changed, 35 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/memory-controllers/ath79-ddr-controller.txt
> diff --git a/Documentation/devicetree/bindings/memory-controllers/ath79-ddr-controller.txt b/Documentation/devicetree/bindings/memory-controllers/ath79-ddr-controller.txt
> new file mode 100644
> index 0000000..efe35a06
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/memory-controllers/ath79-ddr-controller.txt
> @@ -0,0 +1,35 @@
> +Binding for Qualcomm Atheros AR7xxx/AR9xxx DDR controller
> +
> +The DDR controller of the ARxxx and AR9xxx families provides an interface
s/ARxxx/AR7xxx/.
> +to flush the FIFO between various devices and the DDR. This is mainly used
> +by the IRQ controller to flush the FIFO before running the interrupt handler
> +of such devices.
> +
> +Required properties:
> +
> +- compatible: has to be "qca,<soc-type>-ddr-controller",
> + "qca,[ar7100|ar7240]-ddr-controller" as fallback.
> + On SoC with PCI support "qca,ar7100-ddr-controller" should be used as
> + fallback, otherwise "qca,ar7240-ddr-controller" should be used.
> +- reg: Base address and size of the controllers memory area
Controller's.
> +- #qca,ddr-wb-channel-cells: has to be 1, the index of the write buffer
> + channel
Hm, index? The expectation for such props is the # of cells.
WBR, Sergei
next prev parent reply other threads:[~2015-05-31 12:24 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-05-30 23:52 [PATCH v4 00/12] MIPS: ath79: Add OF support and DTS for TL-WR1043ND Alban Bedel
2015-05-30 23:52 ` [PATCH v4 01/12] devicetree: Add bindings for the SoC of the ATH79 family Alban Bedel
2015-05-30 23:52 ` [PATCH v4 02/12] MIPS: ath79: Add basic device tree support Alban Bedel
2015-05-30 23:52 ` [PATCH v4 03/12] devicetree: Add bindings for the ATH79 DDR controllers Alban Bedel
2015-05-31 12:23 ` Sergei Shtylyov [this message]
2015-05-30 23:52 ` [PATCH v4 04/12] devicetree: Add bindings for the ATH79 interrupt controllers Alban Bedel
2015-05-30 23:52 ` [PATCH v4 05/12] devicetree: Add bindings for the ATH79 MISC " Alban Bedel
2015-05-31 0:30 ` Sergey Ryazanov
2015-05-30 23:52 ` [PATCH v4 06/12] MIPS: ath79: Add OF support to the IRQ controllers Alban Bedel
2015-05-30 23:52 ` [PATCH v4 07/12] devicetree: Add bindings for the ATH79 PLL controllers Alban Bedel
2015-05-31 0:18 ` [PATCH v4 08/12] MIPS: ath79: Add OF support to the clocks Alban Bedel
2015-05-31 0:18 ` [PATCH v4 09/12] devicetree: Add bindings for the ATH79 GPIO controllers Alban Bedel
2015-05-31 0:18 ` [PATCH v4 10/12] MIPS: ath79: Add OF support to the GPIO driver Alban Bedel
2015-05-31 0:18 ` [PATCH v4 11/12] of: Add vendor prefix for TP-Link Technologies Co. Ltd Alban Bedel
2015-05-31 0:18 ` [PATCH v4 12/12] MIPS: Add basic support for the TL-WR1043ND version 1 Alban Bedel
2015-06-08 10:17 ` Antony Pavlov
2015-06-10 21:58 ` Alban
2015-06-15 7:42 ` Antony Pavlov
2015-06-20 10:51 ` Alban
2015-06-22 15:01 ` Antony Pavlov
2015-06-22 15:11 ` Antony Pavlov
2015-06-03 7:34 ` [PATCH v4 00/12] MIPS: ath79: Add OF support and DTS for TL-WR1043ND Ralf Baechle
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=556AFD59.4080009@cogentembedded.com \
--to=sergei.shtylyov@cogentembedded.com \
--cc=abrestic@chromium.org \
--cc=albeu@free.fr \
--cc=devicetree@vger.kernel.org \
--cc=galak@codeaurora.org \
--cc=ijc+devicetree@hellion.org.uk \
--cc=jason@lakedaemon.net \
--cc=juhosg@openwrt.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mips@linux-mips.org \
--cc=mark.rutland@arm.com \
--cc=pawel.moll@arm.com \
--cc=qais.yousef@imgtec.com \
--cc=ralf@linux-mips.org \
--cc=robh+dt@kernel.org \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox