From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1754606AbbISByo (ORCPT <rfc822;w@1wt.eu>);
	Fri, 18 Sep 2015 21:54:44 -0400
Received: from szxga01-in.huawei.com ([58.251.152.64]:45273 "EHLO
	szxga01-in.huawei.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1754500AbbISByl (ORCPT
	<rfc822;linux-kernel@vger.kernel.org>);
	Fri, 18 Sep 2015 21:54:41 -0400
Subject: Re: [PATCH V4 3/3] arm64: dts: Add reset dts config for Hisilicon
 Hi6220 SoC
To: Philipp Zabel <p.zabel@pengutronix.de>
References: <1442491202-211336-1-git-send-email-puck.chen@hisilicon.com>
 <1442491202-211336-3-git-send-email-puck.chen@hisilicon.com>
 <1442589804.1926.6.camel@pengutronix.de>
CC: <linux-kernel@vger.kernel.org>, <robh+dt@kernel.org>, <pawel.moll@arm.com>,
        <xuwei5@hisilicon.com>, <haojian.zhuang@linaro.org>,
        <zhangfei.gao@foxmail.com>, <arnd@arndb.de>, <bintian.wang@huawei.com>,
        <xuyiping@hisilicon.com>, <devicetree@vger.kernel.org>,
        <dan.zhao@hisilicon.com>, <suzhuangluan@hisilicon.com>,
        <w.f@huawei.com>, <kong.kongxinwei@hisilicon.com>,
        <yudongbin@hisilicon.com>, <peter.panshilin@hisilicon.com>,
        <qijiwen@hisilicon.com>
From: chenfeng <puck.chen@hisilicon.com>
Message-ID: <55FCC02F.8060001@hisilicon.com>
Date: Sat, 19 Sep 2015 09:53:51 +0800
User-Agent: Mozilla/5.0 (Windows NT 6.1; rv:38.0) Gecko/20100101
 Thunderbird/38.2.0
MIME-Version: 1.0
In-Reply-To: <1442589804.1926.6.camel@pengutronix.de>
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
X-Originating-IP: [10.142.192.172]
X-CFilter-Loop: Reflected
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Philipp,

On 2015/9/18 23:23, Philipp Zabel wrote:
> Am Donnerstag, den 17.09.2015, 20:00 +0800 schrieb Chen Feng:
>> Add reset controller for hi6220 hikey-board.
>>
>> Signed-off-by: Chen Feng <puck.chen@hisilicon.com>
>> ---
>>  arch/arm64/boot/dts/hisilicon/hi6220.dtsi | 7 +++++++
>>  1 file changed, 7 insertions(+)
>>
>> diff --git a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
>> index 3f03380..3f055e2 100644
>> --- a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
>> +++ b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
>> @@ -167,5 +167,12 @@
>>  			clocks = <&ao_ctrl 36>, <&ao_ctrl 36>;
>>  			clock-names = "uartclk", "apb_pclk";
>>  		};
>> +
>> +		reset_ctrl: reset_ctrl@f7030000 {
>> +			compatible = "hisilicon,hi6220-reset-ctl";
>> +			reg = <0x0 0xf7030000 0x0 0x1000>;
>> +			#reset-cells = <1>;
>> +		};
>> +
>>  	};
>>  };
> 
> Applied all three, thanks.
> If you want to take patch 3 through the hisilicon git tree instead, let
> me know and I'll drop patch 3.
> 
Agree.
Please help apply all three. Thanks!

Puck
> best regards
> Philipp
> 
> 
> .
>