From: Thomas Hellstrom <thellstrom@vmware.com>
To: Dan Williams <dan.j.williams@intel.com>
Cc: David Airlie <airlied@linux.ie>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
<dri-devel@lists.freedesktop.org>, Sinclair Yeh <syeh@vmware.com>
Subject: Re: [PATCH] drm/vmwgfx: switch from ioremap_cache to memremap
Date: Tue, 13 Oct 2015 20:37:25 +0200 [thread overview]
Message-ID: <561D4F65.5080908@vmware.com> (raw)
In-Reply-To: <CAPcyv4irv02v9Z-jFc69mgB79A0Mc1eM7MGk=umf_dgNaXyyng@mail.gmail.com>
On 10/13/2015 06:35 PM, Dan Williams wrote:
> On Mon, Oct 12, 2015 at 10:18 PM, Thomas Hellstrom
> <thellstrom@vmware.com> wrote:
>> Hi!
>>
>> On 10/13/2015 12:35 AM, Dan Williams wrote:
>>> Per commit 2e586a7e017a "drm/vmwgfx: Map the fifo as cached" the driver
>>> expects the fifo registers to be cacheable. In preparation for
>>> deprecating ioremap_cache() convert its usage in vmwgfx to memremap().
>>>
>>> Cc: David Airlie <airlied@linux.ie>
>>> Cc: Thomas Hellstrom <thellstrom@vmware.com>
>>> Cc: Sinclair Yeh <syeh@vmware.com>
>>> Cc: dri-devel@lists.freedesktop.org
>>> Signed-off-by: Dan Williams <dan.j.williams@intel.com>
>> While I have nothing against the conversion, what's stopping the
>> compiler from reordering writes on a generic architecture and caching
>> and reordering reads on x86 in particular? At the very least it looks to
>> me like the memory accesses of the memremap'd memory needs to be
>> encapsulated within READ_ONCE and WRITE_ONCE.
> Hmm, currently the code is using ioread32/iowrite32 which only do
> volatile accesses, whereas READ_ONCE / WRITE_ONCE have a memory
> clobber on entry and exit. So, I'm assuming all you need is the
> guarantee of "no compiler re-ordering" and not the stronger
> READ_ONCE/WRITE_ONCE guarantees, but that still seems broken compared
> to explicit fencing where it matters.
I'm not quite sure I follow you here, it looks to me like READ_ONCE()
and WRITE_ONCE() are implemented as
volatile accesses,
http://lxr.free-electrons.com/source/include/linux/compiler.h#L215
just like ioread32 and iowrite32
http://lxr.free-electrons.com/source/include/asm-generic/io.h#L54
which would minimize any potential impact of this change.
IMO optimizing the memory accesses can be done as a later step.
/Thomas
next prev parent reply other threads:[~2015-10-13 18:37 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-10-12 22:35 [PATCH] drm/vmwgfx: switch from ioremap_cache to memremap Dan Williams
2015-10-13 5:18 ` Thomas Hellstrom
2015-10-13 16:35 ` Dan Williams
2015-10-13 18:37 ` Thomas Hellstrom [this message]
2015-10-13 18:48 ` Dan Williams
2015-10-13 18:52 ` Thomas Hellstrom
2015-10-19 21:34 ` Williams, Dan J
2015-10-28 7:05 ` Thomas Hellstrom
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=561D4F65.5080908@vmware.com \
--to=thellstrom@vmware.com \
--cc=airlied@linux.ie \
--cc=dan.j.williams@intel.com \
--cc=dri-devel@lists.freedesktop.org \
--cc=linux-kernel@vger.kernel.org \
--cc=syeh@vmware.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).