From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1754020AbbJSNJu (ORCPT <rfc822;w@1wt.eu>);
	Mon, 19 Oct 2015 09:09:50 -0400
Received: from eu-smtp-delivery-143.mimecast.com ([207.82.80.143]:53363 "EHLO
	eu-smtp-delivery-143.mimecast.com" rhost-flags-OK-OK-OK-OK)
	by vger.kernel.org with ESMTP id S1750904AbbJSNJr convert rfc822-to-8bit
	(ORCPT <rfc822;linux-kernel@vger.kernel.org>);
	Mon, 19 Oct 2015 09:09:47 -0400
Subject: Re: [PATCHv4 00/24] arm64: Consolidate CPU feature handling
To: linux-arm-kernel@lists.infradead.org
References: <1445259647-21541-1-git-send-email-suzuki.poulose@arm.com>
Cc: linux-kernel@vger.kernel.org, catalin.marinas@arm.com, will.deacon@arm.com,
        mark.rutland@arm.com, chirstoffer.dall@linaro.org,
        steve.capper@linaro.org, Vladimir.Murzin@arm.com, james.morse@arm.com,
        andre.przywara@arm.com, ryan.arnold@linaro.org, aph@redhat.com,
        edward.nevill@linaro.org, dave.martin@arm.com,
        ard.biesheuvel@linaro.org, marc.zyngier@arm.com,
        "christoffer.dall@linaro.org" <christoffer.dall@linaro.org>
From: "Suzuki K. Poulose" <Suzuki.Poulose@arm.com>
Message-ID: <5624EB98.5030407@arm.com>
Date: Mon, 19 Oct 2015 14:09:44 +0100
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:38.0) Gecko/20100101
 Thunderbird/38.2.0
MIME-Version: 1.0
In-Reply-To: <1445259647-21541-1-git-send-email-suzuki.poulose@arm.com>
X-OriginalArrivalTime: 19 Oct 2015 13:09:44.0602 (UTC) FILETIME=[6C5B37A0:01D10A6F]
X-MC-Unique: m7G58qRpRuOZuUmODGaaFA-1
Content-Type: text/plain; charset=WINDOWS-1252; format=flowed
Content-Transfer-Encoding: 8BIT
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On 19/10/15 14:00, Suzuki K. Poulose wrote:
> This series introduces a new infrastructure to keep track of the CPU
> feature registers on ARMv8-A for arm64 kernel. It provides the safe value
> of a CPU feature register across all the CPUs on (a heterogeneous) system.
> The infrastructure checks the individual CPU feature registers as they are

PS: There was a mistake in Christoffer's email id (again!, I think I should
take a break).

Thanks
Suzuki