From: Richard Weinberger <richard@nod.at>
To: "Yu, Fenghua" <fenghua.yu@intel.com>,
Marcelo Tosatti <mtosatti@redhat.com>
Cc: Luiz Capitulino <lcapitulino@redhat.com>,
Thomas Gleixner <tglx@linutronix.de>,
"H. Peter Anvin" <hpa@linux.intel.com>,
Ingo Molnar <mingo@elte.hu>, "Luck, Tony" <tony.luck@intel.com>,
"Shankar, Ravi V" <ravi.v.shankar@intel.com>,
Peter Zijlstra <peterz@infradead.org>, Tejun Heo <tj@kernel.org>,
linux-kernel <linux-kernel@vger.kernel.org>, x86 <x86@kernel.org>,
Vikas Shivappa <vikas.shivappa@linux.intel.com>
Subject: Re: [PATCH V16 11/11] x86,cgroup/intel_rdt : Add a cgroup interface to manage Intel cache allocation
Date: Mon, 4 Jan 2016 22:47:23 +0100 [thread overview]
Message-ID: <568AE86B.8000106@nod.at> (raw)
In-Reply-To: <3E5A0FA7E9CA944F9D5414FEC6C712205DF59187@ORSMSX106.amr.corp.intel.com>
Am 04.01.2016 um 22:44 schrieb Yu, Fenghua:
>> From: Richard Weinberger [mailto:richard.weinberger@gmail.com]
>> Sent: Saturday, January 02, 2016 2:54 PM
>> On Mon, Dec 21, 2015 at 6:05 PM, Marcelo Tosatti <mtosatti@redhat.com>
>> wrote:
>>> OK cool hopefully that makes it clear to Fenghua Yu what must be
>>> changed in the patchset.
>>>
>>>> - http://lkml.iu.edu/hypermail/linux/kernel/1511.0/02375.html
>>
>> ...beating a dead horse but this patch is in -next and breaks the ARCH=um
>> build when enabled.
>>
>> UPD include/generated/compile.h
>> CC init/version.o
>> LD init/built-in.o
>> kernel/built-in.o:(.rodata+0x2920): undefined reference to
>> `intel_rdt_cgrp_subsys'
>> collect2: error: ld returned 1 exit status
>> make: *** [vmlinux] Error 1
>
> Do you set CONFIG_INTEL_RDT=y?
Yes. My build bot does allyesconfig builds. :)
IIUC the driver does not make sense for UML, does it?
Thanks,
//richard
next prev parent reply other threads:[~2016-01-04 21:47 UTC|newest]
Thread overview: 36+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-12-17 22:46 [PATCH V16 00/11] x86: Intel Cache Allocation Technology Support Fenghua Yu
2015-12-17 22:46 ` [PATCH V16 01/11] x86/intel_cqm: Modify hot cpu notification handling Fenghua Yu
2015-12-18 21:33 ` [tip:x86/cache] " tip-bot for Fenghua Yu
2015-12-17 22:46 ` [PATCH V16 02/11] x86/intel_rapl: " Fenghua Yu
2015-12-18 21:34 ` [tip:x86/cache] " tip-bot for Fenghua Yu
2015-12-17 22:46 ` [PATCH V16 03/11] x86/intel_rdt: Cache Allocation documentation Fenghua Yu
2015-12-18 21:34 ` [tip:x86/cache] " tip-bot for Fenghua Yu
2015-12-17 22:46 ` [PATCH V16 04/11] x86/intel_rdt: Add support for Cache Allocation detection Fenghua Yu
2015-12-18 21:34 ` [tip:x86/cache] " tip-bot for Fenghua Yu
2015-12-17 22:46 ` [PATCH V16 05/11] x86/intel_rdt: Add Class of service management Fenghua Yu
2015-12-18 21:35 ` [tip:x86/cache] " tip-bot for Fenghua Yu
2015-12-17 22:46 ` [PATCH V16 06/11] x86/intel_rdt: Add L3 cache capacity bitmask management Fenghua Yu
2015-12-18 21:35 ` [tip:x86/cache] " tip-bot for Fenghua Yu
2015-12-17 22:46 ` [PATCH V16 07/11] x86/intel_rdt: Implement scheduling support for Intel RDT Fenghua Yu
2015-12-18 21:35 ` [tip:x86/cache] " tip-bot for Fenghua Yu
2015-12-17 22:46 ` [PATCH V16 08/11] x86/intel_rdt: Hot cpu support for Cache Allocation Fenghua Yu
2015-12-18 21:36 ` [tip:x86/cache] " tip-bot for Fenghua Yu
2015-12-17 22:46 ` [PATCH V16 09/11] x86/intel_rdt: Intel haswell Cache Allocation enumeration Fenghua Yu
2015-12-18 21:36 ` [tip:x86/cache] " tip-bot for Fenghua Yu
2015-12-17 22:46 ` [PATCH V16 10/11] x86,cgroup/intel_rdt : Add intel_rdt cgroup documentation Fenghua Yu
2015-12-18 21:36 ` [tip:x86/cache] " tip-bot for Fenghua Yu
2015-12-17 22:46 ` [PATCH V16 11/11] x86,cgroup/intel_rdt : Add a cgroup interface to manage Intel cache allocation Fenghua Yu
2015-12-18 21:37 ` [tip:x86/cache] " tip-bot for Fenghua Yu
2015-12-19 10:42 ` [PATCH V16 11/11] " Thomas Gleixner
2015-12-20 0:57 ` Marcelo Tosatti
2015-12-21 13:44 ` Thomas Gleixner
2015-12-21 15:48 ` Luiz Capitulino
2015-12-21 17:05 ` Marcelo Tosatti
2016-01-02 22:53 ` Richard Weinberger
2016-01-04 21:44 ` Yu, Fenghua
2016-01-04 21:47 ` Richard Weinberger [this message]
2015-12-18 17:45 ` [PATCH V16 00/11] x86: Intel Cache Allocation Technology Support Christoph Lameter
2015-12-18 20:49 ` Marcelo Tosatti
2015-12-21 12:53 ` Christoph Lameter
2015-12-21 15:55 ` Luiz Capitulino
2015-12-23 15:50 ` Tejun Heo
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=568AE86B.8000106@nod.at \
--to=richard@nod.at \
--cc=fenghua.yu@intel.com \
--cc=hpa@linux.intel.com \
--cc=lcapitulino@redhat.com \
--cc=linux-kernel@vger.kernel.org \
--cc=mingo@elte.hu \
--cc=mtosatti@redhat.com \
--cc=peterz@infradead.org \
--cc=ravi.v.shankar@intel.com \
--cc=tglx@linutronix.de \
--cc=tj@kernel.org \
--cc=tony.luck@intel.com \
--cc=vikas.shivappa@linux.intel.com \
--cc=x86@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox