From: David Daney <ddaney.cavm@gmail.com>
To: Aaro Koskinen <aaro.koskinen@iki.fi>
Cc: linux-mips@linux-mips.org, ralf@linux-mips.org,
linux-kernel@vger.kernel.org,
David Daney <david.daney@cavium.com>,
Rob Herring <robh+dt@kernel.org>, Pawel Moll <pawel.moll@arm.com>,
Mark Rutland <mark.rutland@arm.com>,
Ian Campbell <ijc+devicetree@hellion.org.uk>,
Kumar Gala <galak@codeaurora.org>,
devicetree@vger.kernel.org, Thomas Gleixner <tglx@linutronix.de>
Subject: Re: [PATCH 0/7] MIPS: Add support for OCTEON cn78xx and cn73xx.
Date: Thu, 04 Feb 2016 17:31:55 -0800 [thread overview]
Message-ID: <56B3FB8B.1050001@gmail.com> (raw)
In-Reply-To: <20160205012235.GF1620@darkstar.musicnaut.iki.fi>
On 02/04/2016 05:22 PM, Aaro Koskinen wrote:
> Hi,
>
> On Thu, Feb 04, 2016 at 04:42:47PM -0800, David Daney wrote:
>> From: David Daney <david.daney@cavium.com>
>>
>> The OCTEON III cn78xx and cn73xx family of SoCs has some architectural
>> differences from previous OCTEON processors.
>
> Did you test this series also on older OCTEONs? A lot of common files
> seems to be modified, so it would be good to describe how it was tested.
>
Yes, I tried to be very careful not to break things that already work.
Tested on:
CN7890 -- OCTEON III
CN7360 -- OCTEON III
CN5750 -- OCTEON Plus
In the case of CN5750, I booted a full Debian system from the on-board
CF with no problem.
In any event, this is code that we have been running internally across
all OCTEON models for several years.
David.
prev parent reply other threads:[~2016-02-05 1:32 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-02-05 0:42 [PATCH 0/7] MIPS: Add support for OCTEON cn78xx and cn73xx David Daney
2016-02-05 0:42 ` [PATCH 1/7] MIPS: OCTEON: Remove some code limiting NR_IRQS to 255 David Daney
2016-02-05 0:42 ` [PATCH 2/7] MIPS: Select CONFIG_HANDLE_DOMAIN_IRQ and make it work David Daney
2016-02-05 0:42 ` [PATCH 3/7] MIPS: OCTEON: Add register definitions for cn73xx, cnf75xx and cn78xx David Daney
2016-02-05 0:42 ` [PATCH 4/7] MIPS: OCTEON: Add model checking support " David Daney
2016-02-05 0:42 ` [PATCH 5/7] MIPS: OCTEON: Don't attempt to use nonexistent registers on OCTEON III models David Daney
2016-02-05 0:42 ` [PATCH 6/7] [PATCH] MIPS: OCTEON: Add support for OCTEON III interrupt controller David Daney
2016-02-05 9:06 ` Thomas Gleixner
2016-02-05 17:22 ` David Daney
2016-02-08 10:38 ` Thomas Gleixner
2016-02-08 19:14 ` Rob Herring
2016-02-05 0:42 ` [PATCH 7/7] MIPS: OCTEON: Add SMP support for OCTEON cn78xx et al David Daney
2016-02-05 1:22 ` [PATCH 0/7] MIPS: Add support for OCTEON cn78xx and cn73xx Aaro Koskinen
2016-02-05 1:31 ` David Daney [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=56B3FB8B.1050001@gmail.com \
--to=ddaney.cavm@gmail.com \
--cc=aaro.koskinen@iki.fi \
--cc=david.daney@cavium.com \
--cc=devicetree@vger.kernel.org \
--cc=galak@codeaurora.org \
--cc=ijc+devicetree@hellion.org.uk \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mips@linux-mips.org \
--cc=mark.rutland@arm.com \
--cc=pawel.moll@arm.com \
--cc=ralf@linux-mips.org \
--cc=robh+dt@kernel.org \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).