From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1752859AbcCAJuK (ORCPT <rfc822;w@1wt.eu>);
	Tue, 1 Mar 2016 04:50:10 -0500
Received: from hqemgate15.nvidia.com ([216.228.121.64]:3384 "EHLO
	hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1750933AbcCAJuH (ORCPT
	<rfc822;linux-kernel@vger.kernel.org>);
	Tue, 1 Mar 2016 04:50:07 -0500
X-PGP-Universal: processed;
	by hqnvupgp08.nvidia.com on Tue, 01 Mar 2016 01:49:48 -0800
Message-ID: <56D562DB.6020008@nvidia.com>
Date: Tue, 1 Mar 2016 15:07:31 +0530
From: Laxman Dewangan <ldewangan@nvidia.com>
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:24.0) Gecko/20100101 Thunderbird/24.4.0
MIME-Version: 1.0
To: Linus Walleij <linus.walleij@linaro.org>
CC: Rob Herring <robh+dt@kernel.org>,
        =?UTF-8?B?UGF3ZcWCIE1vbGw=?= <pawel.moll@arm.com>,
        Mark Rutland <mark.rutland@arm.com>,
        "ijc+devicetree@hellion.org.uk" <ijc+devicetree@hellion.org.uk>,
        Kumar Gala <galak@codeaurora.org>,
        Alexandre Courbot <gnurou@gmail.com>, Lee Jones <lee.jones@linaro.org>,
        Mark Brown <broonie@kernel.org>,
        Alessandro Zummo <a.zummo@towertech.it>,
        Alexandre Belloni <alexandre.belloni@free-electrons.com>,
        Liam Girdwood <lgirdwood@gmail.com>,
        "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "linux-gpio@vger.kernel.org" <linux-gpio@vger.kernel.org>,
        "rtc-linux@googlegroups.com" <rtc-linux@googlegroups.com>,
        Stephen Warren <swarren@nvidia.com>,
        Thierry Reding <treding@nvidia.com>,
        =?UTF-8?B?S3J6eXN6dG9mIEtvesWCb3dzaw==?= =?UTF-8?B?aQ==?= 
	<k.kozlowski@samsung.com>
Subject: Re: [PATCH V8 3/8] pinctrl: add DT binding doc for pincontrol of
 PMIC max77620/max20024
References: <1455191794-6065-1-git-send-email-ldewangan@nvidia.com>	<1455191794-6065-4-git-send-email-ldewangan@nvidia.com> <CACRpkdZGNRJK4okMFdVS0JFyWC+Rnwpi8ms06oXrbtAe1MjR=g@mail.gmail.com>
In-Reply-To: <CACRpkdZGNRJK4okMFdVS0JFyWC+Rnwpi8ms06oXrbtAe1MjR=g@mail.gmail.com>
X-Originating-IP: [10.19.65.30]
X-ClientProxiedBy: DRHKMAIL101.nvidia.com (10.25.59.15) To
 bgmail102.nvidia.com (10.25.59.11)
Content-Type: text/plain; charset="UTF-8"; format=flowed
Content-Transfer-Encoding: 7bit
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi Linus,

On Tuesday 16 February 2016 04:46 AM, Linus Walleij wrote:
> On Thu, Feb 11, 2016 at 12:56 PM, Laxman Dewangan <ldewangan@nvidia.com> wrote:
>
>> Maxim Semiconductor's PMIC MAX77620/MAX20024 has 8 GPIO pins
>> which act as GPIO as well as special function mode.
>>
>> Add DT binding document to configure pins in function mode as
>> well as pin configuration parameters.
>>
>> Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
>> Acked-by: Rob Herring <robh@kernel.org>
> Acked-by: Linus Walleij <linus.walleij@linaro.org>
>
>
I saw that regulator driver is merged in regulator subsystem by Mark 
Brown. So I think  patches can go on their individual subsystem. The 
config for these driver depends on the MFD and hence it will not build.

Also the common header file is part of mfd subsystem and other patches 
will not touch this so no conflict on the drivers.

Same for max77620 GPIO patch also.