From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754855AbcHVK0m (ORCPT ); Mon, 22 Aug 2016 06:26:42 -0400 Received: from foss.arm.com ([217.140.101.70]:50655 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750839AbcHVK0k (ORCPT ); Mon, 22 Aug 2016 06:26:40 -0400 Subject: Re: [PATCH v2 2/2] arm64: dts: Fix broken architected timer interrupt trigger To: arm@kernel.org References: <1470045256-9032-1-git-send-email-marc.zyngier@arm.com> <1470045256-9032-3-git-send-email-marc.zyngier@arm.com> Cc: Thomas Gleixner , Daniel Lezcano , Andrew Lunn , Krzysztof Kozlowski , Mark Rutland , Liu Gang , Masahiro Yamada , Florian Fainelli , Kevin Hilman , Hou Zhiqiang , Michal Simek , Jon Hunter , Kukjin Kim , bcm-kernel-feedback-list@broadcom.com, linux-arm-kernel@lists.infradead.org, Sebastian Hesselbarth , Jason Cooper , Ray Jui , Tirumalesh Chalamarla , linux-samsung-soc@vger.kernel.org, Yuan Yao , Wenbin Song , Jan Glauber , Gregory Clement , linux-amlogic@lists.infradead.org, Mingkai Hu , soren.brinkmann@xilinx.com, Rajesh Bhagat , Scott Branden , Duc Dang , linux-kernel@vger.kernel.org, Carlo Caione , Carlo Caione , Dinh Nguyen From: Marc Zyngier Organization: ARM Ltd Message-ID: <57BAD359.30707@arm.com> Date: Mon, 22 Aug 2016 11:26:33 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:38.0) Gecko/20100101 Icedove/38.7.0 MIME-Version: 1.0 In-Reply-To: <1470045256-9032-3-git-send-email-marc.zyngier@arm.com> Content-Type: text/plain; charset=windows-1252 Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Arnd, Olof, On 01/08/16 10:54, Marc Zyngier wrote: > The ARM architected timer specification mandates that the interrupt > associated with each timer is level triggered (which corresponds to > the "counter >= comparator" condition). > > A number of DTs are being remarkably creative, declaring the interrupt > to be edge triggered. A quick look at the TRM for the corresponding ARM > CPUs clearly shows that this is wrong, and I've corrected those. > For non-ARM designs (and in the absence of a publicly available TRM), > I've made them active low as well, which can't be completely wrong > as the GIC cannot disinguish between level low and level high. > > The respective maintainers are of course welcome to prove me wrong. > > While I was at it, I took the liberty to fix a couple of related issue, > such as some spurious affinity bits on ThunderX, and their complete > absence on ls1043a (both of which seem to be related to copy-pasting > from other DTs). > > Acked-by: Duc Dang > Acked-by: Carlo Caione > Acked-by: Michal Simek > Acked-by: Krzysztof Kozlowski > Acked-by: Dinh Nguyen > Signed-off-by: Marc Zyngier Any update on this patch? We have a workaround merged already, but it'd be good to have the DTS fixed as well. Thanks, M. -- Jazz is not dead. It just smells funny...