From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755168AbcHVMdZ (ORCPT ); Mon, 22 Aug 2016 08:33:25 -0400 Received: from foss.arm.com ([217.140.101.70]:51553 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755045AbcHVMdY (ORCPT ); Mon, 22 Aug 2016 08:33:24 -0400 Subject: Re: [RFC PATCH v3 1/7] irqchip: gic-v3: Reset BPR during initialization To: Daniel Thompson , linux-arm-kernel@lists.infradead.org References: <1471623195-7829-1-git-send-email-daniel.thompson@linaro.org> <1471623195-7829-2-git-send-email-daniel.thompson@linaro.org> Cc: Catalin Marinas , Will Deacon , linux-kernel@vger.kernel.org, patches@linaro.org, linaro-kernel@lists.linaro.org, John Stultz , Sumit Semwal , Dave Martin From: Marc Zyngier Organization: ARM Ltd Message-ID: <57BAF105.1080604@arm.com> Date: Mon, 22 Aug 2016 13:33:09 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:38.0) Gecko/20100101 Icedove/38.7.0 MIME-Version: 1.0 In-Reply-To: <1471623195-7829-2-git-send-email-daniel.thompson@linaro.org> Content-Type: text/plain; charset=windows-1252 Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 19/08/16 17:13, Daniel Thompson wrote: > Currently, when running on FVP, CPU 0 boots up with its BPR changed from > the reset value. This renders it impossible to (preemptively) prioritize > interrupts on CPU 0. > > This is harmless on normal systems since Linux typically does not > support preemptive interrupts. It does however cause problems in > systems with additional changes (such as patches for NMI simulation). > > Many thanks to Andrew Thoelke for suggesting the BPR as having the > potential to harm preemption. > > Suggested-by: Andrew Thoelke > Signed-off-by: Daniel Thompson Acked-by: Marc Zyngier M. -- Jazz is not dead. It just smells funny...