From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1751237AbdFEPE3 (ORCPT <rfc822;w@1wt.eu>);
        Mon, 5 Jun 2017 11:04:29 -0400
Received: from szxga02-in.huawei.com ([45.249.212.188]:6870 "EHLO
        szxga02-in.huawei.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1751077AbdFEPE0 (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 5 Jun 2017 11:04:26 -0400
Subject: Re: [PATCH v13 8/9] arm64: dts: hi6220: register debug module
To: Mathieu Poirier <mathieu.poirier@linaro.org>
References: <1495727836-30094-1-git-send-email-leo.yan@linaro.org>
 <1495727836-30094-9-git-send-email-leo.yan@linaro.org>
 <59351771.5080807@hisilicon.com>
 <CANLsYkyGK7xwVczYEqP=bKuE1kOd7-ghCRX8L1t5BN4Am6SSiw@mail.gmail.com>
CC: Leo Yan <leo.yan@linaro.org>, Jonathan Corbet <corbet@lwn.net>,
        "Rob Herring" <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        "Catalin Marinas" <catalin.marinas@arm.com>,
        Will Deacon <will.deacon@arm.com>,
        "Andy Gross" <andy.gross@linaro.org>,
        David Brown <david.brown@linaro.org>,
        "Greg Kroah-Hartman" <gregkh@linuxfoundation.org>,
        Suzuki K Poulose <suzuki.poulose@arm.com>,
        "open list:DOCUMENTATION" <linux-doc@vger.kernel.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "linux-arm-kernel@lists.infradead.org" 
        <linux-arm-kernel@lists.infradead.org>,
        "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
        <linux-arm-msm@vger.kernel.org>, <linux-soc@vger.kernel.org>,
        Stephen Boyd <sboyd@codeaurora.org>,
        Mike Leach <mike.leach@linaro.org>
From: Wei Xu <xuwei5@hisilicon.com>
Message-ID: <59357296.7040707@hisilicon.com>
Date: Mon, 5 Jun 2017 16:02:46 +0100
User-Agent: Mozilla/5.0 (Windows NT 6.1; WOW64; rv:38.0) Gecko/20100101
 Thunderbird/38.6.0
MIME-Version: 1.0
In-Reply-To: <CANLsYkyGK7xwVczYEqP=bKuE1kOd7-ghCRX8L1t5BN4Am6SSiw@mail.gmail.com>
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
X-Originating-IP: [10.203.181.156]
X-CFilter-Loop: Reflected
X-Mirapoint-Virus-RAPID-Raw: score=unknown(0),
        refid=str=0001.0A020204.593572A6.0311,ss=1,re=0.000,recu=0.000,reip=0.000,cl=1,cld=1,fgs=0,
        ip=0.0.0.0,
        so=2014-11-16 11:51:01,
        dmn=2013-03-21 17:37:32
X-Mirapoint-Loop-Id: d9cf249e0497c7ac41bb04e0cb6b15e1
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi Mathieu,

On 2017/6/5 15:17, Mathieu Poirier wrote:
> On 5 June 2017 at 02:33, Wei Xu <xuwei5@hisilicon.com> wrote:
>> Hi Leo,
>>
>> On 2017/5/25 16:57, Leo Yan wrote:
>>> Bind debug module driver for Hi6220.
>>>
>>> Reviewed-by: Mathieu Poirier <mathieu.poirier@linaro.org>
>>> Signed-off-by: Leo Yan <leo.yan@linaro.org>
>>
>> Thanks!
>> Fine to me.
>> Acked-by: Wei Xu <xuwei5@hisilicon.com>
>>
>> Hi Mathieu,
>>
>> Can you help to pick up this patch as well?
>> Thanks!
> 
> Sure - I'll add this to my tree.

Thanks!

BR,
Wei

> 
>>
>> Best Regards,
>> Wei
>>
>>> ---
>>>  arch/arm64/boot/dts/hisilicon/hi6220.dtsi | 64 +++++++++++++++++++++++++++++++
>>>  1 file changed, 64 insertions(+)
>>>
>>> diff --git a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
>>> index 1e5129b..21805b9 100644
>>> --- a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
>>> +++ b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
>>> @@ -916,5 +916,69 @@
>>>                               };
>>>                       };
>>>               };
>>> +
>>> +             debug@f6590000 {
>>> +                     compatible = "arm,coresight-cpu-debug","arm,primecell";
>>> +                     reg = <0 0xf6590000 0 0x1000>;
>>> +                     clocks = <&sys_ctrl HI6220_DAPB_CLK>;
>>> +                     clock-names = "apb_pclk";
>>> +                     cpu = <&cpu0>;
>>> +             };
>>> +
>>> +             debug@f6592000 {
>>> +                     compatible = "arm,coresight-cpu-debug","arm,primecell";
>>> +                     reg = <0 0xf6592000 0 0x1000>;
>>> +                     clocks = <&sys_ctrl HI6220_DAPB_CLK>;
>>> +                     clock-names = "apb_pclk";
>>> +                     cpu = <&cpu1>;
>>> +             };
>>> +
>>> +             debug@f6594000 {
>>> +                     compatible = "arm,coresight-cpu-debug","arm,primecell";
>>> +                     reg = <0 0xf6594000 0 0x1000>;
>>> +                     clocks = <&sys_ctrl HI6220_DAPB_CLK>;
>>> +                     clock-names = "apb_pclk";
>>> +                     cpu = <&cpu2>;
>>> +             };
>>> +
>>> +             debug@f6596000 {
>>> +                     compatible = "arm,coresight-cpu-debug","arm,primecell";
>>> +                     reg = <0 0xf6596000 0 0x1000>;
>>> +                     clocks = <&sys_ctrl HI6220_DAPB_CLK>;
>>> +                     clock-names = "apb_pclk";
>>> +                     cpu = <&cpu3>;
>>> +             };
>>> +
>>> +             debug@f65d0000 {
>>> +                     compatible = "arm,coresight-cpu-debug","arm,primecell";
>>> +                     reg = <0 0xf65d0000 0 0x1000>;
>>> +                     clocks = <&sys_ctrl HI6220_DAPB_CLK>;
>>> +                     clock-names = "apb_pclk";
>>> +                     cpu = <&cpu4>;
>>> +             };
>>> +
>>> +             debug@f65d2000 {
>>> +                     compatible = "arm,coresight-cpu-debug","arm,primecell";
>>> +                     reg = <0 0xf65d2000 0 0x1000>;
>>> +                     clocks = <&sys_ctrl HI6220_DAPB_CLK>;
>>> +                     clock-names = "apb_pclk";
>>> +                     cpu = <&cpu5>;
>>> +             };
>>> +
>>> +             debug@f65d4000 {
>>> +                     compatible = "arm,coresight-cpu-debug","arm,primecell";
>>> +                     reg = <0 0xf65d4000 0 0x1000>;
>>> +                     clocks = <&sys_ctrl HI6220_DAPB_CLK>;
>>> +                     clock-names = "apb_pclk";
>>> +                     cpu = <&cpu6>;
>>> +             };
>>> +
>>> +             debug@f65d6000 {
>>> +                     compatible = "arm,coresight-cpu-debug","arm,primecell";
>>> +                     reg = <0 0xf65d6000 0 0x1000>;
>>> +                     clocks = <&sys_ctrl HI6220_DAPB_CLK>;
>>> +                     clock-names = "apb_pclk";
>>> +                     cpu = <&cpu7>;
>>> +             };
>>>       };
>>>  };
>>>
>>
> 
> .
>