From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from gloria.sntech.de (gloria.sntech.de [185.11.138.130]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 42148340405 for ; Thu, 28 May 2026 22:12:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.11.138.130 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780006372; cv=none; b=Sj+Fo41bL2mc9YxgxpK3OsY9ENKxGtIh3c3zbIu8RXNVNNGQ1aAbv72K1QbF7WBm4StWslqGKhFhm7vnBAuk4L1/st6kVmcqYuAiK3osrhu+EJhWGfLxFDJLHOIniB8L1e9++YQTP0ncBgdWK3Q/Ubul3bfrL1AVDTdfJxo62Vg= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780006372; c=relaxed/simple; bh=le84Rz4VaTFVREP1D0TBJW7uXsFPRztIKYc60d5A0Po=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=fQh4tE7C1hGTjhWAsr0Ab/Bvr8CHO0LGJSnFV9+hpRW+YlobjX86spM/aK31KczuuoUFObtf+kY2RtFNaMFeLs1HeacHSZXUVIKZJkqmyK+ZFY91kbLJVPksda0pS6mdTXt3o+cCw+QwhJKWYXRqxZrFBq/KGKyQcKfC0PhZxWg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=sntech.de; spf=pass smtp.mailfrom=sntech.de; dkim=pass (2048-bit key) header.d=sntech.de header.i=@sntech.de header.b=NboZHQsT; arc=none smtp.client-ip=185.11.138.130 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=sntech.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sntech.de Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sntech.de header.i=@sntech.de header.b="NboZHQsT" DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=sntech.de; s=gloria202408; h=Content-Type:Content-Transfer-Encoding:MIME-Version: References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From:Reply-To; bh=vrDLdKSVaGwj0WHI4sdHIiYlLMo3OmoPXFdy4E2nHJg=; b=NboZHQsTQ1ZxknZG2sCj469/Pf u8SeI3n3cNy8XnGkKSQNJoezJ7Ed71sP5cq0thZY/j1Hf1gM3mEhEVoiH/Ad+zJLSDCWRkAh6yu/l yhMqqR4h+j9QhO9YTp5UuFG3pBoIkJdjoxlifEVeLpH10QC/GWyl94auZYDpDBuFMDcdOVYOj5IVH ST54yIC0wGfMUZqmLrpplUz+KXY7Bsgr0l6WHSA+aFVbwUmzmgp89grstStqXIC4pRONR3MFCwU7T QZoDvPVIx/5AoCVttw5drYudGtJb3m3QjltqNLIQqEM9h9tYwxhfBbYF4lrof16YDlMDUoR9PLaYI q/2RDg1w==; From: Heiko Stuebner To: Chukun Pan Cc: jonas@kwiboo.se, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-rockchip@lists.infradead.org, Chukun Pan Subject: Re: [PATCH v2 4/5] arm64: dts: rockchip: Enable USB 2.0 ports on ArmSoM Sige1 Date: Fri, 29 May 2026 00:12:33 +0200 Message-ID: <6849370.F8r316W7xa@phil> In-Reply-To: <20260525070010.1060602-1-amadeus@jmu.edu.cn> References: <20260505171208.3267387-5-heiko@sntech.de> <20260525070010.1060602-1-amadeus@jmu.edu.cn> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Am Montag, 25. Mai 2026, 09:00:10 Mitteleurop=C3=A4ische Sommerzeit schrieb= Chukun Pan: > Hi, >=20 > > +&usb_host0_xhci { > > + extcon =3D <&usb2phy>; > > + maximum-speed =3D "high-speed"; > > + phys =3D <&usb2phy_otg>; > > + phy-names =3D "usb2-phy"; >=20 > The same warning for this otg port: > [ 0.232211] dwc3 fe500000.usb: Configuration mismatch. dr_mode forced = to host According to the schematics, this is an actual Type-C port, so not really sure what the controller or driver is doing there. Could you possibly check which condition in dwc3_get_dr_mode() in drivers/usb/dwc3/core.c is triggering this? > > +&usb2phy_otg { > > + status =3D "okay"; > > +}; >=20 > OTG port missing: `vbus-supply =3D <&vcc5v0_usb_otg>;` [1] I've added the supply now. Thanks for testing Heiko