From: Charles Perry <charles.perry@savoirfairelinux.com>
To: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Cc: mdf <mdf@kernel.org>, Allen VANDIVER <avandiver@markem-imaje.com>,
Brian CODY <bcody@markem-imaje.com>, hao wu <hao.wu@intel.com>,
yilun xu <yilun.xu@intel.com>, Tom Rix <trix@redhat.com>,
Rob Herring <robh+dt@kernel.org>,
krzysztof kozlowski+dt <krzysztof.kozlowski+dt@linaro.org>,
Conor Dooley <conor+dt@kernel.org>,
Michal Simek <michal.simek@amd.com>,
linux-fpga <linux-fpga@vger.kernel.org>,
devicetree <devicetree@vger.kernel.org>,
linux-kernel <linux-kernel@vger.kernel.org>,
linux-arm-kernel <linux-arm-kernel@lists.infradead.org>
Subject: Re: [PATCH 2/3] dt-bindings: fpga: xlnx,fpga-slave-selectmap: add DT schema
Date: Fri, 2 Feb 2024 14:52:59 -0500 (EST) [thread overview]
Message-ID: <689519725.467683.1706903579718.JavaMail.zimbra@savoirfairelinux.com> (raw)
In-Reply-To: <4e9360cf-2952-45e9-8c85-caa4c0d92175@linaro.org>
----- On Feb 2, 2024, at 5:49 AM, Krzysztof Kozlowski krzysztof.kozlowski@linaro.org wrote:
> On 01/02/2024 19:24, Charles Perry wrote:
>>
>>
>> ----- On Feb 1, 2024, at 3:07 AM, Krzysztof Kozlowski
>> krzysztof.kozlowski@linaro.org wrote:
>>
>>> On 01/02/2024 00:05, Charles Perry wrote:
>>>> Document the slave SelectMAP interface of Xilinx 7 series FPGA.
>>>>
>>>> Signed-off-by: Charles Perry <charles.perry@savoirfairelinux.com>
>>>> ---
>>>> .../bindings/fpga/xlnx,fpga-selectmap.yaml | 83 +++++++++++++++++++
>>>> 1 file changed, 83 insertions(+)
>>>> create mode 100644
>>>> Documentation/devicetree/bindings/fpga/xlnx,fpga-selectmap.yaml
>>>>
>>>> diff --git a/Documentation/devicetree/bindings/fpga/xlnx,fpga-selectmap.yaml
>>>> b/Documentation/devicetree/bindings/fpga/xlnx,fpga-selectmap.yaml
>>>> new file mode 100644
>>>> index 0000000000000..c9a446b43cdd9
>>>> --- /dev/null
>>>> +++ b/Documentation/devicetree/bindings/fpga/xlnx,fpga-selectmap.yaml
>>>> @@ -0,0 +1,83 @@
>>>> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
>>>> +%YAML 1.2
>>>> +---
>>>> +$id: http://devicetree.org/schemas/fpga/xlnx,fpga-selectmap.yaml#
>>>> +$schema: http://devicetree.org/meta-schemas/core.yaml#
>>>> +
>>>> +title: Xilinx SelectMAP FPGA interface
>>>> +
>>>> +maintainers:
>>>> + - Charles Perry <charles.perry@savoirfairelinux.com>
>>>> +
>>>> +description: |
>>>> + Xilinx 7 Series FPGAs support a method of loading the bitstream over a
>>>> + parallel port named the SelectMAP interface in the documentation. Only
>>>> + the x8 mode is supported where data is loaded at one byte per rising edge of
>>>> + the clock, with the MSB of each byte presented to the D0 pin.
>>>> +
>>>> + Datasheets:
>>>> +
>>>> https://www.xilinx.com/support/documentation/user_guides/ug470_7Series_Config.pdf
>>>> +
>>>> +allOf:
>>>> + - $ref: /schemas/memory-controllers/mc-peripheral-props.yaml#
>>>> +
>>>> +properties:
>>>> + compatible:
>>>> + enum:
>>>> + - xlnx,fpga-selectmap
>>>
>>> Your description mentions "7 Series" which is not present in compatible
>>> and title. What is exactly the product here? Interface usually is not
>>> the final binding, so is this specific to some particular FPGA or SoC?
>>>
>>>
>>> Best regards,
>>> Krzysztof
>>
>> This is specific to the FPGA, the 7 series encompass the following part
>> family:
>> * Spartan-7 (XC7S6, XC7S15, ... XC7S100)
>> * Artix-7 (XC7A12T, XC7A15T, ... XC7A200T)
>> * Kintex-7 (XC7K70T, XC7K160T, ... XC7K480T)
>> * Virtex-7 (XC7V585T, XC7V2000T,
>> XC7VX330T, XC7VX415T, ... XC7VX1140T,
>> XC7VH580T, XC7VH870T)
>>
>>
>> The configuration guide of Xilinx [1] tells us that all those devices
>> share a common programming scheme.
>>
>> I do agree that having a mention of "7 series" in the compatible name
>> would be beneficial as Xilinx has more FPGA than just the 7 series.
>> The name was inspired from "xlnx,fpga-slave-serial" which is the compatible
>> for the serial interface.
>>
>> What about "xlnx,fpga-xc7-selectmap" ?
>>
>
> I am not sure what xc7 is and how Xilinx numbers it products, but
> compatibles are supposed to be device specific, not family. Common
> programming model could be denoted with generic fallback, but then the
> fallback could be device-specific as well, which usually we recommend.
>
> Best regards,
> Krzysztof
XC7 is the common prefix for all 4 families of the 7 series.
Then we have XC7S, XC7A, XC7K and XC7V as the prefixes of those 4 family.
Following that is a number denoting the number of logic element, e.g.
XC7S6, XC7S15, XC7S100, ... I don't think that should be part of the
compatible.
Finally there will be another set of letters and numbers for the
temperature grade and physical package, but those are usually not part
of a compatible string.
I'll change it to four compatibles: "xlnx,fpga-xc7[sakv]-selectmap" so
that the driver can do device specific things if anomalies are found in
one of them.
Thanks again for the review!
Regards,
Charles
next prev parent reply other threads:[~2024-02-02 19:53 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-01-29 22:56 [PATCH 1/3] fpga: xilinx-spi: extract a common driver core Charles Perry
2024-01-29 22:56 ` [PATCH 2/3] dt-bindings: fpga: xlnx,fpga-slave-selectmap: add DT schema Charles Perry
2024-01-30 0:21 ` Rob Herring
2024-01-30 7:52 ` Krzysztof Kozlowski
2024-01-30 7:53 ` Krzysztof Kozlowski
2024-01-30 15:45 ` Charles Perry
2024-01-30 16:05 ` Krzysztof Kozlowski
2024-01-30 17:05 ` Charles Perry
2024-01-30 17:58 ` Krzysztof Kozlowski
2024-01-30 23:32 ` Charles Perry
2024-01-30 16:09 ` Krzysztof Kozlowski
2024-01-31 11:03 ` Kris Chaplin
2024-02-04 8:30 ` Xu Yilun
2024-02-13 21:54 ` Charles Perry
2024-01-29 22:56 ` [PATCH 3/3] fpga: xilinx-selectmap: add new driver Charles Perry
2024-01-30 7:56 ` Krzysztof Kozlowski
2024-01-31 23:05 ` [PATCH 0/3] " Charles Perry
2024-01-31 23:05 ` [PATCH 1/3] fpga: xilinx-spi: extract a common driver core Charles Perry
2024-02-04 8:22 ` Xu Yilun
2024-02-06 15:39 ` Charles Perry
2024-01-31 23:05 ` [PATCH 2/3] dt-bindings: fpga: xlnx,fpga-slave-selectmap: add DT schema Charles Perry
2024-02-01 8:07 ` Krzysztof Kozlowski
2024-02-01 18:24 ` Charles Perry
2024-02-02 10:49 ` Krzysztof Kozlowski
2024-02-02 19:52 ` Charles Perry [this message]
2024-01-31 23:05 ` [PATCH 3/3] fpga: xilinx-selectmap: add new driver Charles Perry
2024-02-04 8:10 ` Xu Yilun
2024-02-06 15:48 ` Charles Perry
2024-02-02 20:16 ` [PATCH 0/3] " Rob Herring
2024-02-02 20:53 ` Charles Perry
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=689519725.467683.1706903579718.JavaMail.zimbra@savoirfairelinux.com \
--to=charles.perry@savoirfairelinux.com \
--cc=avandiver@markem-imaje.com \
--cc=bcody@markem-imaje.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=hao.wu@intel.com \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=krzysztof.kozlowski@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-fpga@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mdf@kernel.org \
--cc=michal.simek@amd.com \
--cc=robh+dt@kernel.org \
--cc=trix@redhat.com \
--cc=yilun.xu@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox