From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f44.google.com (mail-wr1-f44.google.com [209.85.221.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AC0813EFFA2 for ; Thu, 9 Jul 2026 13:48:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.44 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1783604911; cv=none; b=DccTq46I+dDHOxuzbi4hPXWl625JYsEuKv8/O6Pp/AaZtgmrYY11exmjk/bzZp+MAJDjkHTm6SGRtQZ+WowJYSGWBa5x5n+PczcPXViCfj8DRtaZKyk0ExYlTDgjvo+eSk4Q5iBkHxpapbNPoFKjqLZlwbRzyz9naAUS7TTyLGQ= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1783604911; c=relaxed/simple; bh=oTfYNfnr1dfMrSCaR0BJIVASu18bHLDiq6Qq+l4pxOg=; h=Message-ID:Date:From:To:Cc:Subject:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=qRn2KlYM8YrPBD46o01AJaswgTeJE6PueUTl2TC8GiN+ZpnsNRu/FwXHg+zMwQAjcyn5GCkH8e8easmr8hU6WFcZPOqVTgX62etaJbB6wxXXlwE5RE+KrLWnxj9C1RUfJv2VAV6skHRVKsWEfCM4MBtVIaxG/uWV0YxJCg0PDdI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=liQqdDtS; arc=none smtp.client-ip=209.85.221.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="liQqdDtS" Received: by mail-wr1-f44.google.com with SMTP id ffacd0b85a97d-47640541585so981337f8f.1 for ; Thu, 09 Jul 2026 06:48:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1783604908; x=1784209708; darn=vger.kernel.org; h=in-reply-to:content-disposition:content-type:mime-version :references:subject:cc:to:from:date:message-id:from:to:cc:subject :date:message-id:reply-to:content-type; bh=RfxNiyfGalcXxYCujFTGDOzvlUn3o2Vt8N79ndZYWsc=; b=liQqdDtSfbk1Yzi6PRyJDbYwSIPq1gusHrdUX95hiY4xeGot7R5IZu8qlF1obnhzSC 3HnPNUepfdva0sxbXsxgy+fLEl6MwvS9RRqI50gBlnRKOBSKWGQ1SdBQauz5vbyGG+hz WWmfK0FV7QUTXs0hpfAi0qfvPdwOFizepAjOwbU1wXzCN4gpQwxMfTiCFwBIYwi90lv9 Obm9tpNHK0Q7Z96mkitzKylZTHVR/OxrsDdW2Ux33Q74vlzsaer/25xwXt5qECS4BKvD mq1gr2WQG3qWgVjzwkXeobzjhUOZsv6+j3gLGm2iP7eFAihGx2jDTXpICvR05Bki8Rc7 3OXw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1783604908; x=1784209708; h=in-reply-to:content-disposition:content-type:mime-version :references:subject:cc:to:from:date:message-id:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=RfxNiyfGalcXxYCujFTGDOzvlUn3o2Vt8N79ndZYWsc=; b=nmGe1cTWau9Usw2gbuiIuYMvPwhMhEoPElNrGI6rIoq3l0zKl2B7+QQ/99a2OftjWF 7QhiAqhIrdX0UIV7XG1Fn1DCa5K5sUcU9eZrjKDPAtIAXPaHeT0GHQDfN9Zmp5PtEy0I pzl/vtBrfZuH42gJD68kSFByEhHvrynpLUNORZiCTqAcWtLkDE0dBaBEUkEWuwLjpYSZ T876KKoMY9uJakodtsFfpAaEyyjgNYkiE0af21+W09rspi/aT55vL79ryv9UuxXPY4Pi 8nh6ZtNsRi7cHVzOLwXe3WzW8X+Z6H+0sDhZV10U0R6OfyRIXTyleJvGaTJSelX94OF4 b4cg== X-Forwarded-Encrypted: i=1; AHgh+RoYeCcjMJDPsy3AdcGe+/xJrk6Kv6hl1LqlZ2NqkZmQRzA2ts44+lI6TdCzgWImsqATRMvyvZKgcjhFwrA=@vger.kernel.org X-Gm-Message-State: AOJu0YznZD+HSKQ0VE2NLv6YRkEDPpF7FYSKkcB4541YrfZyYHD6e6Bs sxdJEHKS/t7TIjN5vaAhPh3PCVrX6k3jxm9gbTm7P13d8cflajWBdcfC X-Gm-Gg: AfdE7clqDl2PFcLXSeetHi08oQJ79eNherZis5d6PK8R5E5tlkICYstUbu5ZBMpYptb fogpvdndJULigFjFcvBW0pAvRIrliEeCT8wgSbVnp0BmeCD3X7exuUV3IJ1QHQSRK4MBgiG/VtX cLut+hk/H2PlRa/55ZHMITk+VazQWU1fCI/LvBWF3vUMMlJVUtv02ey4NRXQjRD1eKCS0PHdlyL Unq/ygy+g3Rt4v4ixmD7iOiJ8CG/5I9SBmSzox1rXa1yPv5YqeWpObHrMSwv16RIsXJC8TGk0y7 4mPDOIYiFGdAZH6yuKE12xIjuaXElZN5wMxh6qXWxoBlc/RvojvpDok6moPmsyXDHtHoyZdK9in xMLILD2INBaa9QvonrT9MeJCFcVb2EgHPnKShyHhFo1Zyw3t0OLT0UZBx6vstHDXUEmcwj9PmDC IKqPZ3czgpK+9IBkkijW2SxXhc9rrO4oDGIPGdDKyuN9e/gyAWCTBnblEINJirr3A= X-Received: by 2002:a05:6000:4613:b0:47d:ecaa:3f60 with SMTP id ffacd0b85a97d-47df077b2dbmr7296836f8f.46.1783604907964; Thu, 09 Jul 2026 06:48:27 -0700 (PDT) Received: from Ansuel-XPS. (host-95-248-227-210.retail.telecomitalia.it. [95.248.227.210]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-47a9de1d8cdsm55329868f8f.1.2026.07.09.06.48.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 09 Jul 2026 06:48:27 -0700 (PDT) Message-ID: <6a4fa6ab.b2781ae3.385c0f.d696@mx.google.com> X-Google-Original-Message-ID: Date: Thu, 9 Jul 2026 15:48:26 +0200 From: Christian Marangi To: Brian Masney Cc: Michael Turquette , Stephen Boyd , linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH] clk: en7523: reset PCIE HB on init for AN7581 References: <20260708084045.8380-1-ansuelsmth@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: On Wed, Jul 08, 2026 at 12:52:49PM -0400, Brian Masney wrote: > Hi Christian, > > Thanks for the patch. > > On Wed, Jul 08, 2026 at 10:40:44AM +0200, Christian Marangi wrote: > > It was reported that PCIE HB should be reset for AN7581 or some instability > > or link training issue will be present on warm boot scenario. > > > > Reset PCIE HB on clk HW init to handle warm boot problem with PCIe. > > > > Signed-off-by: Christian Marangi > > --- > > drivers/clk/clk-en7523.c | 7 +++++++ > > 1 file changed, 7 insertions(+) > > > > diff --git a/drivers/clk/clk-en7523.c b/drivers/clk/clk-en7523.c > > index 1ab0e2eca5d3..c450d89bfa96 100644 > > --- a/drivers/clk/clk-en7523.c > > +++ b/drivers/clk/clk-en7523.c > > @@ -57,6 +57,7 @@ > > > > #define REG_RST_CTRL2 0x830 > > #define REG_RST_CTRL1 0x834 > > +#define REG_PCIE_HB_RST BIT(29) > > #define EN751221_REG_RST_DMT 0x84 > > #define EN751221_REG_RST_USB 0xec > > > > @@ -853,6 +854,12 @@ static int en7581_clk_hw_init(struct platform_device *pdev, > > val = readl(base + REG_NP_SCU_PCIC); > > writel(val | 3, base + REG_NP_SCU_PCIC); > > > > + val = readl(base + REG_RST_CTRL1); > > + val |= REG_PCIE_HB_RST; > > + writel(val, base + REG_RST_CTRL1); > > + val &= ~REG_PCIE_HB_RST; > > + writel(val, base + REG_RST_CTRL1); > > + > > Sashiko has a question about whether or not a delay or a flush is needed > between the writel() calls? > > https://sashiko.dev/#/patchset/20260708084045.8380-1-ansuelsmth%40gmail.com > Hi Brian, from the test done by me and Airoha with their CI on 10000 test, no delay is needed. If we want to be on the save side I can add it anyway for consistency with the other code. What do you think? -- Ansuel