From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f53.google.com (mail-wr1-f53.google.com [209.85.221.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 70CAE359A98 for ; Fri, 6 Mar 2026 10:12:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.53 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772791942; cv=none; b=OKs/OOMBhIVYVRxdPIsSQfigb7ExNNCmwBvIgVfhe/Sy0ockv0QNC52crBGX3iA/cT8M10Ap/RltPRAzCe3slVsNC6cuj0Nue5yJ2H6E5O5dcE02NQ8XXdc0EPCcmOCA+wLM3XAWF1FkfgaPA001fvawISM2OvLnKqwmVAh+MXA= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772791942; c=relaxed/simple; bh=BzoNyfrEyJCPCGtVdG90MFhEGrkW+3rXdDVn4rAVtCQ=; h=Message-ID:Date:MIME-Version:From:Subject:To:Cc:References: In-Reply-To:Content-Type; b=XnmsXrmaYdJqeoZZHJxtMxeo66n6sHYPa0FN1qMWCVOBCtnNXwhjPqEuBX7Wwb/9xYTEnTN+z4YSyElXBy8OX9SzskLj/A8+nsug+JbwJiAhdYJpgk8B6raGSAbmHvLSsFzIHVXlJRW7Kh+uh139LHBqzBQDBPeaYvofBtpLsqQ= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=RkEbkyp+; arc=none smtp.client-ip=209.85.221.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="RkEbkyp+" Received: by mail-wr1-f53.google.com with SMTP id ffacd0b85a97d-439a89b6fd0so5710169f8f.2 for ; Fri, 06 Mar 2026 02:12:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1772791940; x=1773396740; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:organization:autocrypt :content-language:references:cc:to:subject:reply-to:from:user-agent :mime-version:date:message-id:from:to:cc:subject:date:message-id :reply-to; bh=Tv4dJ/4VMXcAmevXlUG/734DLVWUrC6bvT8eqbpexP4=; b=RkEbkyp+IlxwTYBP4J9U1cpYsLrr8l2MpdyGeEwmiLIm49wf7VV7uvhQ44Hex0GISZ MlpBea/xvw/RJt10vH2+amcJ/C4Oqpczp6Ve0Z/jrtPcnlA093+tm7HUr5J0fL2JNYmT lcPx1E/taz9mUk51wkOhkhHUaOIqHh/C3etPvXY4V5LKNk0YMh3kGZqrfSf0E1RG7RNZ lipyKonamRd53lhNzBrID/8F3ke13aiy4kfZzQmx7lyVsgT8lIoCQRKmk3g49z+sLfYD EhrqDxrCUGsBAjqEJCWTyNpOQTw6roftgOuu/ZYccUTutCdnf3FBKIUKA3s3XHlObsdI 0tOQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772791940; x=1773396740; h=content-transfer-encoding:in-reply-to:organization:autocrypt :content-language:references:cc:to:subject:reply-to:from:user-agent :mime-version:date:message-id:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Tv4dJ/4VMXcAmevXlUG/734DLVWUrC6bvT8eqbpexP4=; b=afSwEe9PD7vwXsG1hD2ekb7uSJk0DsowlrVMGH2YGQdPa5J3YlZQ0SrJeqLM7uDLGc QYFwzASW1A5CiopIv1pBPhzHYOG5sk1OLnl1Auri2IshETgGY0ueCe9/AMwe/0Q4fJyV JtG7oDZOWlwrHrhmyMwCQHX0dfK3bfkqVnY9mUsuT/DXlMm7vaBVL230xahbNZyZFRNJ /CsLOZ+s6plAjhThEZtwewtRRzzEp9cwbsEzoj5PJXtO5h3qXJUsYZgINo5SXlsS7wyW DL53NMs0jAVj2f36niQmKwCZnGL5R1AK3w6NUo9WztDuNQ+tMhWJwQS5YXzp61aHC0km QAQw== X-Forwarded-Encrypted: i=1; AJvYcCU6I4W7T58d6desQ5hYvADGJVVdZ0VQQ0kAikETWaMekLo6SfQiyQB6bGbHWE7EUJpN8v5GfuRIGM0Hm80=@vger.kernel.org X-Gm-Message-State: AOJu0Yy9bhdh/fd5ohSVsMSoHkwz0cW0G7lDxmaPW0FGL5CHpYJQMBkV EwYfI0L38NitU3W4aZrfN/EUvelVqM9mydhnJkQMntT+dzH/gG9VwC3qEwQsQjp7L7s= X-Gm-Gg: ATEYQzyX4II1qNhw3N3NNGc3KtzbJi14U4Yj4zZJbu8qWpw3k2Wwky3RJhDtdiRjpy+ gwesATPWEyFMcwBDApScJ8FBGCL/F/DRb5ZR9wS+yIG2hAHdYfF5YtBK6m//MzuAQgcmdSCiM/7 8469lKYcXQbus372bA79E1Nntkro3iT5g8OnGWya3ddRQWF2FRGh+PRIyKg478t5tqaOXWWmgiT mJIVc14wlgRRuTG5ZaQNBpcKAFagjbBtgteKbscAOn+1pwakv6FJdY/fmHXR9quVtx+zuRQnrOm 9LRomccsyGqGdqoVisjWIw0o8nil5/2pIukwI8y+LQaiNTOIN7Hr+YL89m3h+gQ3rg7wRA7TdjD YNqWmSnw41kRPGxUz7P58mqQTJRnaNsoYRd1gaUrjFiF5D2e9bys++Fr8BQ4WgUX7nsihN4OWPF V7/iFpDiv8+pJwwaVcrLVnUQX41hxRqRHCAj2OyjI52qL8k5EPj31VfJJe5LCrR8DxECjWuFC4t P+3 X-Received: by 2002:a05:6000:1acf:b0:439:d752:8bf9 with SMTP id ffacd0b85a97d-439da8a0219mr2636932f8f.58.1772791939641; Fri, 06 Mar 2026 02:12:19 -0800 (PST) Received: from ?IPV6:2a01:e0a:106d:1080:cbfe:649:7f17:8b95? ([2a01:e0a:106d:1080:cbfe:649:7f17:8b95]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-439dad8d968sm2529820f8f.6.2026.03.06.02.12.18 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Fri, 06 Mar 2026 02:12:19 -0800 (PST) Message-ID: <6b4ea910-1a73-421e-8a38-8827a506b937@linaro.org> Date: Fri, 6 Mar 2026 11:12:18 +0100 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird From: Neil Armstrong Reply-To: Neil Armstrong Subject: Re: [PATCH 1/7] arm64: dts: amlogic: s6: Drop CPU masks from GICv3 PPI interrupts To: Geert Uytterhoeven , Marc Zyngier , Kevin Hilman , Jerome Brunet , Martin Blumenstingl , Peter Griffin , =?UTF-8?Q?Andr=C3=A9_Draszik?= , Tudor Ambarus , Alim Akhtar , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Dinh Nguyen , Bjorn Andersson , Konrad Dybcio , Thierry Reding Cc: linux-arm-kernel@lists.infradead.org, linux-amlogic@lists.infradead.org, linux-samsung-soc@vger.kernel.org, imx@lists.linux.dev, linux-arm-msm@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-kernel@vger.kernel.org References: Content-Language: en-US, fr Autocrypt: addr=neil.armstrong@linaro.org; keydata= xsBNBE1ZBs8BCAD78xVLsXPwV/2qQx2FaO/7mhWL0Qodw8UcQJnkrWmgTFRobtTWxuRx8WWP GTjuhvbleoQ5Cxjr+v+1ARGCH46MxFP5DwauzPekwJUD5QKZlaw/bURTLmS2id5wWi3lqVH4 BVF2WzvGyyeV1o4RTCYDnZ9VLLylJ9bneEaIs/7cjCEbipGGFlfIML3sfqnIvMAxIMZrvcl9 qPV2k+KQ7q+aXavU5W+yLNn7QtXUB530Zlk/d2ETgzQ5FLYYnUDAaRl+8JUTjc0CNOTpCeik 80TZcE6f8M76Xa6yU8VcNko94Ck7iB4vj70q76P/J7kt98hklrr85/3NU3oti3nrIHmHABEB AAHNKk5laWwgQXJtc3Ryb25nIDxuZWlsLmFybXN0cm9uZ0BsaW5hcm8ub3JnPsLAkQQTAQoA OwIbIwULCQgHAwUVCgkICwUWAgMBAAIeAQIXgBYhBInsPQWERiF0UPIoSBaat7Gkz/iuBQJk Q5wSAhkBAAoJEBaat7Gkz/iuyhMIANiD94qDtUTJRfEW6GwXmtKWwl/mvqQtaTtZID2dos04 YqBbshiJbejgVJjy+HODcNUIKBB3PSLaln4ltdsV73SBcwUNdzebfKspAQunCM22Mn6FBIxQ GizsMLcP/0FX4en9NaKGfK6ZdKK6kN1GR9YffMJd2P08EO8mHowmSRe/ExAODhAs9W7XXExw UNCY4pVJyRPpEhv373vvff60bHxc1k/FF9WaPscMt7hlkbFLUs85kHtQAmr8pV5Hy9ezsSRa GzJmiVclkPc2BY592IGBXRDQ38urXeM4nfhhvqA50b/nAEXc6FzqgXqDkEIwR66/Gbp0t3+r yQzpKRyQif3OwE0ETVkGzwEIALyKDN/OGURaHBVzwjgYq+ZtifvekdrSNl8TIDH8g1xicBYp QTbPn6bbSZbdvfeQPNCcD4/EhXZuhQXMcoJsQQQnO4vwVULmPGgtGf8PVc7dxKOeta+qUh6+ SRh3vIcAUFHDT3f/Zdspz+e2E0hPV2hiSvICLk11qO6cyJE13zeNFoeY3ggrKY+IzbFomIZY 4yG6xI99NIPEVE9lNBXBKIlewIyVlkOaYvJWSV+p5gdJXOvScNN1epm5YHmf9aE2ZjnqZGoM Mtsyw18YoX9BqMFInxqYQQ3j/HpVgTSvmo5ea5qQDDUaCsaTf8UeDcwYOtgI8iL4oHcsGtUX oUk33HEAEQEAAcLAXwQYAQIACQUCTVkGzwIbDAAKCRAWmrexpM/4rrXiB/sGbkQ6itMrAIfn M7IbRuiSZS1unlySUVYu3SD6YBYnNi3G5EpbwfBNuT3H8//rVvtOFK4OD8cRYkxXRQmTvqa3 3eDIHu/zr1HMKErm+2SD6PO9umRef8V82o2oaCLvf4WeIssFjwB0b6a12opuRP7yo3E3gTCS KmbUuLv1CtxKQF+fUV1cVaTPMyT25Od+RC1K+iOR0F54oUJvJeq7fUzbn/KdlhA8XPGzwGRy 4zcsPWvwnXgfe5tk680fEKZVwOZKIEuJC3v+/yZpQzDvGYJvbyix0lHnrCzq43WefRHI5XTT QbM0WUIBIcGmq38+OgUsMYu4NzLu7uZFAcmp6h8g Organization: Linaro In-Reply-To: Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit On 3/4/26 18:10, Geert Uytterhoeven wrote: > Unlike older GIC variants, the GICv3 DT bindings do not support > specifying a CPU mask in PPI interrupt specifiers. Drop the masks. > While at it, replace the magic number for IRQ_TYPE_LEVEL_HIGH by its > symbolic definition. > > Signed-off-by: Geert Uytterhoeven > --- > arch/arm64/boot/dts/amlogic/amlogic-s6.dtsi | 10 +++++----- > 1 file changed, 5 insertions(+), 5 deletions(-) > > diff --git a/arch/arm64/boot/dts/amlogic/amlogic-s6.dtsi b/arch/arm64/boot/dts/amlogic/amlogic-s6.dtsi > index 8ef6319390331fcf..ab3acef2b147e62c 100644 > --- a/arch/arm64/boot/dts/amlogic/amlogic-s6.dtsi > +++ b/arch/arm64/boot/dts/amlogic/amlogic-s6.dtsi > @@ -53,10 +53,10 @@ pwrc: power-controller { > > timer { > compatible = "arm,armv8-timer"; > - interrupts = , > - , > - , > - ; > + interrupts = , > + , > + , > + ; > }; > > psci { > @@ -84,7 +84,7 @@ gic: interrupt-controller@ff200000 { > interrupt-controller; > reg = <0x0 0xff200000 0 0x10000>, > <0x0 0xff240000 0 0x80000>; > - interrupts = ; > + interrupts = ; > }; > > apb: bus@fe000000 { Reviewed-by: Neil Armstrong Thanks, Neil