From: Konrad Dybcio <konrad.dybcio@linaro.org>
To: Elliot Berman <quic_eberman@quicinc.com>
Cc: Bjorn Andersson <andersson@kernel.org>,
Rob Clark <robdclark@gmail.com>,
Abhinav Kumar <quic_abhinavk@quicinc.com>,
Dmitry Baryshkov <dmitry.baryshkov@linaro.org>,
Sean Paul <sean@poorly.run>,
Marijn Suijten <marijn.suijten@somainline.org>,
David Airlie <airlied@gmail.com>, Daniel Vetter <daniel@ffwll.ch>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org,
dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org,
devicetree@vger.kernel.org,
Neil Armstrong <neil.armstrong@linaro.org>
Subject: Re: [PATCH 1/6] soc: qcom: Move some socinfo defines to the header, expand them
Date: Fri, 12 Apr 2024 02:10:30 +0200 [thread overview]
Message-ID: <7634a8ba-e783-46ce-be91-779cd603bd3b@linaro.org> (raw)
In-Reply-To: <20240411162849104-0700.eberman@hu-eberman-lv.qualcomm.com>
On 4/12/24 01:49, Elliot Berman wrote:
> On Thu, Apr 11, 2024 at 10:24:08PM +0200, Konrad Dybcio wrote:
>>
>>
>> On 4/11/24 22:09, Elliot Berman wrote:
>>> On Thu, Apr 11, 2024 at 10:05:30PM +0200, Konrad Dybcio wrote:
>>>>
>>>>
>>>> On 4/11/24 20:55, Elliot Berman wrote:
>>>>> On Fri, Apr 05, 2024 at 10:41:29AM +0200, Konrad Dybcio wrote:
>>>>>> In preparation for parsing the chip "feature code" (FC) and "product
>>>>>> code" (PC) (essentially the parameters that let us conclusively
>>>>>> characterize the sillicon we're running on, including various speed
>>>>>> bins), move the socinfo version defines to the public header and
>>>>>> include some more FC/PC defines.
>>>>>>
>>>>>> Signed-off-by: Konrad Dybcio <konrad.dybcio@linaro.org>
>>>>>> ---
>>
>> [...]
>>
>>>
>>> 0xf is the last one.
>>
>> One more question, are the "internal/external feature codes" referring to
>> internality/externality of the chips (i.e. "are they QC-lab-only engineering
>> samples), or what else does that represent?
>
> Yes, QC-lab-only engineering samples is the right interpretation of
> these feature codes.
Do you think it would be beneficial to keep the logic for these ESes in
the upstream GPU driver? Otherwise, I can yank out half of the added lines.
Konrad
next prev parent reply other threads:[~2024-04-12 0:10 UTC|newest]
Thread overview: 43+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-04-05 8:41 [PATCH 0/6] Add SMEM-based speedbin matching Konrad Dybcio
2024-04-05 8:41 ` [PATCH 1/6] soc: qcom: Move some socinfo defines to the header, expand them Konrad Dybcio
2024-04-06 2:22 ` Dmitry Baryshkov
2024-04-11 18:55 ` Elliot Berman
2024-04-11 20:05 ` Konrad Dybcio
2024-04-11 20:09 ` Elliot Berman
2024-04-11 20:24 ` Konrad Dybcio
2024-04-11 23:49 ` Elliot Berman
2024-04-12 0:10 ` Konrad Dybcio [this message]
2024-04-12 0:49 ` Elliot Berman
2024-04-05 8:41 ` [PATCH 2/6] soc: qcom: smem: Add pcode/fcode getters Konrad Dybcio
2024-04-05 22:31 ` kernel test robot
2024-04-06 2:21 ` Dmitry Baryshkov
2024-04-09 15:04 ` Konrad Dybcio
2024-04-09 15:20 ` Bjorn Andersson
2024-04-11 19:09 ` Elliot Berman
2024-04-05 8:41 ` [PATCH 3/6] drm/msm/adreno: Allow specifying default speedbin value Konrad Dybcio
2024-04-06 2:56 ` Dmitry Baryshkov
2024-04-09 15:12 ` Konrad Dybcio
2024-04-09 15:23 ` Dmitry Baryshkov
2024-04-09 17:12 ` Rob Clark
2024-04-09 18:04 ` Dmitry Baryshkov
2024-04-09 18:07 ` Konrad Dybcio
2024-04-09 18:15 ` Dmitry Baryshkov
2024-04-09 18:27 ` Konrad Dybcio
2024-04-09 18:31 ` Dmitry Baryshkov
2024-04-10 11:47 ` Konrad Dybcio
2024-04-05 8:41 ` [PATCH 4/6] drm/msm/adreno: Implement SMEM-based speed bin Konrad Dybcio
2024-04-06 3:23 ` Dmitry Baryshkov
2024-04-10 11:42 ` Konrad Dybcio
2024-04-10 19:26 ` Dmitry Baryshkov
2024-04-11 21:35 ` Konrad Dybcio
2024-04-11 21:46 ` Dmitry Baryshkov
2024-04-11 22:14 ` Konrad Dybcio
2024-04-06 10:32 ` kernel test robot
2024-04-06 10:42 ` kernel test robot
2024-04-05 8:41 ` [PATCH 5/6] drm/msm/adreno: Add speedbin data for SM8550 / A740 Konrad Dybcio
2024-04-06 3:25 ` Dmitry Baryshkov
2024-04-09 15:13 ` Konrad Dybcio
2024-04-09 15:24 ` Dmitry Baryshkov
2024-04-09 18:13 ` Konrad Dybcio
2024-04-05 8:41 ` [PATCH 6/6] arm64: dts: qcom: sm8550: Wire up GPU speed bin & more OPPs Konrad Dybcio
2024-04-06 3:28 ` [PATCH 0/6] Add SMEM-based speedbin matching Dmitry Baryshkov
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=7634a8ba-e783-46ce-be91-779cd603bd3b@linaro.org \
--to=konrad.dybcio@linaro.org \
--cc=airlied@gmail.com \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=daniel@ffwll.ch \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@linaro.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=freedreno@lists.freedesktop.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=marijn.suijten@somainline.org \
--cc=neil.armstrong@linaro.org \
--cc=quic_abhinavk@quicinc.com \
--cc=quic_eberman@quicinc.com \
--cc=robdclark@gmail.com \
--cc=robh@kernel.org \
--cc=sean@poorly.run \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox