From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S935350AbeBMMbV (ORCPT ); Tue, 13 Feb 2018 07:31:21 -0500 Received: from galahad.ideasonboard.com ([185.26.127.97]:42193 "EHLO galahad.ideasonboard.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S935164AbeBMMbS (ORCPT ); Tue, 13 Feb 2018 07:31:18 -0500 From: Laurent Pinchart To: Kieran Bingham Cc: linux-renesas-soc@vger.kernel.org, Simon Horman , Kieran Bingham , Kieran Bingham , Magnus Damm , Rob Herring , Mark Rutland , Catalin Marinas , Will Deacon , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , "moderated list:ARM64 PORT (AARCH64 ARCHITECTURE)" , open list Subject: Re: [PATCH 1/4] arm64: dts: renesas: r8a77995: add FCPVB node Date: Tue, 13 Feb 2018 14:31:48 +0200 Message-ID: <7882079.DMVypBKPF4@avalon> Organization: Ideas on Board Oy In-Reply-To: <1518474330-8713-2-git-send-email-kbingham@kernel.org> References: <1518474330-8713-1-git-send-email-kbingham@kernel.org> <1518474330-8713-2-git-send-email-kbingham@kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 7Bit Content-Type: text/plain; charset="us-ascii" Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Kieran, Thank you for the patch. On Tuesday, 13 February 2018 00:25:26 EET Kieran Bingham wrote: > From: Kieran Bingham > > The FCPVB handles the interface between the VSPB and memory. > > Signed-off-by: Kieran Bingham Reviewed-by: Laurent Pinchart > --- > arch/arm64/boot/dts/renesas/r8a77995.dtsi | 9 +++++++++ > 1 file changed, 9 insertions(+) > > diff --git a/arch/arm64/boot/dts/renesas/r8a77995.dtsi > b/arch/arm64/boot/dts/renesas/r8a77995.dtsi index > cd3c6a30fc47..6cf935d307d9 100644 > --- a/arch/arm64/boot/dts/renesas/r8a77995.dtsi > +++ b/arch/arm64/boot/dts/renesas/r8a77995.dtsi > @@ -691,6 +691,15 @@ > #phy-cells = <0>; > status = "disabled"; > }; > + > + fcpvb0: fcp@fe96f000 { > + compatible = "renesas,fcpv"; > + reg = <0 0xfe96f000 0 0x200>; > + clocks = <&cpg CPG_MOD 607>; > + power-domains = <&sysc R8A77995_PD_ALWAYS_ON>; > + resets = <&cpg 607>; > + iommus = <&ipmmu_vp0 5>; > + }; > }; > > timer { -- Regards, Laurent Pinchart