From: Marc Zyngier <marc.zyngier@arm.com>
To: Paul Burton <paul.burton@mips.com>
Cc: Jason Cooper <jason@lakedaemon.net>,
Thomas Gleixner <tglx@linutronix.de>, <linux-mips@linux-mips.org>,
<linux-kernel@vger.kernel.org>
Subject: Re: [PATCH v2 0/8] irqchip: mips-gic: Cleanups, fixes, prep for multi-cluster
Date: Wed, 01 Nov 2017 00:13:16 +0000 [thread overview]
Message-ID: <86efpi3lgj.fsf@arm.com> (raw)
In-Reply-To: <20171031164151.6357-1-paul.burton@mips.com> (Paul Burton's message of "Tue, 31 Oct 2017 09:41:43 -0700")
On Tue, Oct 31 2017 at 9:41:43 am GMT, Paul Burton <paul.burton@mips.com> wrote:
> This series continues cleaning & fixing up the MIPS GIC irqchip driver
> whilst laying groundwork to support multi-cluster systems.
>
> Patch 1 refactors in order to reduce some duplication and prepare us for
> the following patches.
>
> Patches 2-4 move per-CPU GIC configuration away from being performed all
> at once when the driver is probed or when interrupts are masked &
> unmasked, instead performing configuration as CPUs are brought online.
> This allows us to support reconfiguring after clusters are powered down
> & back up, generally cleans up and fixes bugs in the process.
>
> Patch 5 makes use of num_possible_cpus() to reserve IPIs, rather than
> the gic_vpes variable. This prepares us for multi-cluster in which
> gic_vpes is mostly meaningless since it only reflects the local cluster,
> and it generally makes more sense to use the more standard
> num_possible_cpus().
>
> Patch 6 removes the now unused gic_vpes variable.
>
> Patch 7 is a general clean up but also prepares us for later patches as
> described in its commit message.
>
> Patch 8 is a general clean up marking some variables static.
>
> This series by itself continues along the path towards supporting
> multi-cluster systems such as the MIPS I6500, but does not yet get us
> the whole way there. If you wish to see my current work in progress
> which builds out multi-cluster support atop these patches then that can
> be found in the multicluster branch of:
>
> git://git.linux-mips.org/pub/scm/paul/linux.git
>
> Or browsed at:
>
> https://git.linux-mips.org/cgit/paul/linux.git/log/?h=multicluster
>
> This series applies cleanly atop v4.14-rc7.
Are those targeting 4.14 or 4.15? It is getting quite late for the
former, and it doesn't seem to cleanly apply on tip/irq/core (or my
irqchip-4.15 branch) if that's for the latter (patch 6 shouts at me).
Thanks,
M.
--
Jazz is not dead. It just smells funny.
next prev parent reply other threads:[~2017-11-01 0:13 UTC|newest]
Thread overview: 25+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-10-25 23:37 [PATCH 0/8] irqchip: mips-gic: Cleanups, fixes, prep for multi-cluster Paul Burton
2017-10-25 23:37 ` [PATCH 1/8] irqchip: mips-gic: Inline gic_local_irq_domain_map() Paul Burton
2017-10-25 23:37 ` [PATCH 2/8] irqchip: mips-gic: Use irq_cpu_online to (un)mask all-VP(E) IRQs Paul Burton
2017-10-30 8:00 ` Marc Zyngier
2017-10-30 16:36 ` Paul Burton
2017-10-31 1:35 ` Marc Zyngier
2017-10-31 16:41 ` [PATCH v2 0/8] irqchip: mips-gic: Cleanups, fixes, prep for multi-cluster Paul Burton
2017-10-31 16:41 ` [PATCH v2 1/8] irqchip: mips-gic: Inline gic_local_irq_domain_map() Paul Burton
2017-10-31 16:41 ` [PATCH v2 2/8] irqchip: mips-gic: Use irq_cpu_online to (un)mask all-VP(E) IRQs Paul Burton
2017-10-31 16:41 ` [PATCH v2 3/8] irqchip: mips-gic: Mask local interrupts when CPUs come online Paul Burton
2017-10-31 16:41 ` [PATCH v2 4/8] irqchip: mips-gic: Configure EIC " Paul Burton
2017-10-31 16:41 ` [PATCH v2 5/8] irqchip: mips-gic: Use num_possible_cpus() to reserve IPIs Paul Burton
2017-10-31 16:41 ` [PATCH v2 6/8] irqchip: mips-gic: Remove gic_vpes variable Paul Burton
2017-10-31 16:41 ` [PATCH v2 7/8] irqchip: mips-gic: Share register writes in gic_set_type() Paul Burton
2017-10-31 16:41 ` [PATCH v2 8/8] irqchip: mips-gic: Make IPI bitmaps static Paul Burton
2017-11-01 0:13 ` Marc Zyngier [this message]
2017-11-01 16:40 ` [PATCH v2 0/8] irqchip: mips-gic: Cleanups, fixes, prep for multi-cluster Paul Burton
2017-11-01 16:59 ` Thomas Gleixner
2017-11-02 10:44 ` Marc Zyngier
2017-10-25 23:37 ` [PATCH 3/8] irqchip: mips-gic: Mask local interrupts when CPUs come online Paul Burton
2017-10-25 23:37 ` [PATCH 4/8] irqchip: mips-gic: Configure EIC " Paul Burton
2017-10-25 23:37 ` [PATCH 5/8] irqchip: mips-gic: Use num_possible_cpus() to reserve IPIs Paul Burton
2017-10-25 23:37 ` [PATCH 6/8] irqchip: mips-gic: Remove gic_vpes variable Paul Burton
2017-10-25 23:37 ` [PATCH 7/8] irqchip: mips-gic: Share register writes in gic_set_type() Paul Burton
2017-10-25 23:37 ` [PATCH 8/8] irqchip: mips-gic: Make IPI bitmaps static Paul Burton
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=86efpi3lgj.fsf@arm.com \
--to=marc.zyngier@arm.com \
--cc=jason@lakedaemon.net \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mips@linux-mips.org \
--cc=paul.burton@mips.com \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox