From: Thomas Gleixner <tglx@linutronix.de>
To: Steve Wahl <steve.wahl@hpe.com>, Borislav Petkov <bp@alien8.de>,
Ingo Molnar <mingo@redhat.com>,
x86@kernel.org
Cc: Mike Travis <mike.travis@hpe.com>,
Steve Wahl <steve.wahl@hpe.com>,
Andy Shevchenko <andy@infradead.org>,
Darren Hart <dvhart@infradead.org>,
Dimitri Sivanich <dimitri.sivanich@hpe.com>,
"H . Peter Anvin" <hpa@zytor.com>,
Russ Anderson <russ.anderson@hpe.com>,
linux-kernel@vger.kernel.org,
platform-driver-x86@vger.kernel.org
Subject: Re: [PATCH v4 0/3] x86/platform/uv: UV Kernel support for UV5
Date: Thu, 07 Apr 2022 00:53:08 +0200 [thread overview]
Message-ID: <87k0c1zuwb.ffs@tglx> (raw)
In-Reply-To: <20220406195149.228164-1-steve.wahl@hpe.com>
On Wed, Apr 06 2022 at 14:51, Steve Wahl wrote:
> v2: Delete patch to remove SCRATCH 5 NMI support check for
> UV2 and UV3k systems with old NMI support function.
>
> v3: Fix check BIOS NMI support mistake in Patch 1.
>
> v4: Clarify commit messages and comments in all 3 patches.
> We hope this addresses the issues raised by Thomas Gleixner in
> https://lore.kernel.org/r/87zgl02w6v.ffs@tglx
>
> Update NMI Handler for UV5
> Update NMI handler for UV5 hardware. A platform register
> changed, and UV5 only uses one of the two NMI methods used on
> previous hardware.
>
> Update TSC sync state for UV5
>
> The UV5 platform synchronizes the TSCs among all chassis, and
> will not proceed to OS boot without achieving synchronization.
> Previous UV platforms provided a register indicating
> successful synchronization. This is no longer available on
> UV5. On this platform TSC_ADJUST should not be reset by the
> kernel.
>
> Log gap hole end size
> Show value of gap end in the kernel log which equates to
> number of physical address bits used by system.
>
> Mike Travis (3):
> x86/platform/uv: Update NMI Handler for UV5
> x86/platform/uv: Update TSC sync state for UV5
> x86/platform/uv: Log gap hole end size
Acked-by: Thomas Gleixner <tglx@linutronix.de>
prev parent reply other threads:[~2022-04-06 22:53 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-04-06 19:51 [PATCH v4 0/3] x86/platform/uv: UV Kernel support for UV5 Steve Wahl
2022-04-06 19:51 ` [PATCH v4 1/3] x86/platform/uv: Update NMI Handler " Steve Wahl
2022-04-07 15:48 ` [tip: x86/platform] " tip-bot2 for Mike Travis
2022-04-06 19:51 ` [PATCH v4 2/3] x86/platform/uv: Update TSC sync state " Steve Wahl
2022-04-07 15:48 ` [tip: x86/platform] " tip-bot2 for Mike Travis
2022-04-06 19:51 ` [PATCH v4 3/3] x86/platform/uv: Log gap hole end size Steve Wahl
2022-04-07 15:48 ` [tip: x86/platform] " tip-bot2 for Mike Travis
2022-04-06 22:53 ` Thomas Gleixner [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87k0c1zuwb.ffs@tglx \
--to=tglx@linutronix.de \
--cc=andy@infradead.org \
--cc=bp@alien8.de \
--cc=dimitri.sivanich@hpe.com \
--cc=dvhart@infradead.org \
--cc=hpa@zytor.com \
--cc=linux-kernel@vger.kernel.org \
--cc=mike.travis@hpe.com \
--cc=mingo@redhat.com \
--cc=platform-driver-x86@vger.kernel.org \
--cc=russ.anderson@hpe.com \
--cc=steve.wahl@hpe.com \
--cc=x86@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox