From: Andreas Schwab <schwab@linux-m68k.org>
To: Atish Patra <atish.patra@wdc.com>
Cc: palmer@sifive.com, linux-riscv@lists.infradead.org,
mark.rutland@arm.com, hch@infradead.org, anup@brainfault.org,
tglx@linutronix.de, linux-kernel@vger.kernel.org,
Damien.LeMoal@wdc.com, marc.zyngier@arm.com,
jeremy.linton@arm.com, gregkh@linuxfoundation.org,
jason@lakedaemon.net, catalin.marinas@arm.com,
dmitriy@oss-tech.org, ard.biesheuvel@linaro.org
Subject: Re: [PATCH v4 10/12] RISC-V: User WRITE_ONCE instead of direct access
Date: Tue, 11 Sep 2018 22:32:56 +0200 [thread overview]
Message-ID: <87o9d3vkp3.fsf@igel.home> (raw)
In-Reply-To: <1536696339-15204-11-git-send-email-atish.patra@wdc.com> (Atish Patra's message of "Tue, 11 Sep 2018 13:05:37 -0700")
s/User/Use/
Andreas.
--
Andreas Schwab, schwab@linux-m68k.org
GPG Key fingerprint = 7578 EB47 D4E5 4D69 2510 2552 DF73 E780 A9DA AEC1
"And now for something completely different."
next prev parent reply other threads:[~2018-09-11 20:33 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-09-11 20:05 [PATCH v4 00/12] SMP cleanup and new features Atish Patra
2018-09-11 20:05 ` [PATCH v4 01/12] RISC-V: No need to pass scause as arg to do_IRQ() Atish Patra
2018-09-11 20:05 ` [PATCH v4 02/12] RISC-V: Don't set cacheinfo.{physical_line_partition,attributes} Atish Patra
2018-09-11 20:05 ` [PATCH v4 03/12] RISC-V: Filter ISA and MMU values in cpuinfo Atish Patra
2018-09-11 20:05 ` [PATCH v4 04/12] RISC-V: Comment on the TLB flush in smp_callin() Atish Patra
2018-09-11 20:05 ` [PATCH v4 05/12] RISC-V: Disable preemption before enabling interrupts Atish Patra
2018-09-11 20:05 ` [PATCH v4 06/12] RISC-V: Provide a cleaner raw_smp_processor_id() Atish Patra
2018-09-11 20:05 ` [PATCH v4 07/12] RISC-V: Rename riscv_of_processor_hart to riscv_of_processor_hartid Atish Patra
2018-09-11 20:05 ` [PATCH v4 08/12] RISC-V: Rename im_okay_therefore_i_am to found_boot_cpu Atish Patra
2018-09-11 20:05 ` [PATCH v4 09/12] RISC-V: Use mmgrab() Atish Patra
2018-09-11 20:05 ` [PATCH v4 10/12] RISC-V: User WRITE_ONCE instead of direct access Atish Patra
2018-09-11 20:32 ` Andreas Schwab [this message]
2018-09-13 18:21 ` Atish Patra
2018-09-11 20:05 ` [PATCH v4 11/12] RISC-V: Add logical CPU indexing for RISC-V Atish Patra
2018-09-11 20:05 ` [PATCH v4 12/12] RISC-V: Use Linux logical cpu number instead of hartid Atish Patra
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87o9d3vkp3.fsf@igel.home \
--to=schwab@linux-m68k.org \
--cc=Damien.LeMoal@wdc.com \
--cc=anup@brainfault.org \
--cc=ard.biesheuvel@linaro.org \
--cc=atish.patra@wdc.com \
--cc=catalin.marinas@arm.com \
--cc=dmitriy@oss-tech.org \
--cc=gregkh@linuxfoundation.org \
--cc=hch@infradead.org \
--cc=jason@lakedaemon.net \
--cc=jeremy.linton@arm.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=marc.zyngier@arm.com \
--cc=mark.rutland@arm.com \
--cc=palmer@sifive.com \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox