public inbox for linux-kernel@vger.kernel.org
 help / color / mirror / Atom feed
From: Marc Zyngier <maz@kernel.org>
To: Luigi Rizzo <lrizzo@google.com>
Cc: tglx@linutronix.de, bhelgaas@google.com, linux-kernel@vger.kernel.org
Subject: Re: [patch 1/2] irqchip/msi-lib: Honor the MSI_FLAG_PCI_MSI_MASK_PARENT flag
Date: Sun, 21 Dec 2025 11:55:39 +0000	[thread overview]
Message-ID: <87tsxkdp6s.wl-maz@kernel.org> (raw)
In-Reply-To: <20251220193120.3339162-1-lrizzo@google.com>

On Sat, 20 Dec 2025 19:31:19 +0000,
Luigi Rizzo <lrizzo@google.com> wrote:
> 
> There are platforms (including some ARM SoC) where the MSIx
> writes are a performance killer, because they are exceedingly
> serializing on the PCIe root port.
> 
> These platforms are the key motivation for Global Software
> Interrupt Moderation (GSIM) which relies on actually masking
> device interrupts so the MSIx writes are not generated.
> https://lore.kernel.org/all/20251217112128.1401896-1-lrizzo@google.com/
> 
> Overriding mask/unmask with irq_chip_mask_parent() makes software
> moderation ineffective. GSIM works great on ARM platforms before
> this patch, but becomes ineffective afterwards, e.g. on linux 6.18.

You do realise that "ARM platforms" means nothing at all, right? What
you actually mean is "the ARM machines I have access to exhibit some
platform-specific behaviour that may or may not be a general
behaviour".

Your particular circumstances are not in any way something you can
generalise, unless you demonstrate this is caused by an architectural
requirement rather than an implementation defect.

> The round trip through the PCI endpoint for mask_irq(), caused by the
> readback to make sure the PCI write has been sent, is almost always
> (or really always) unnecessary.  Masking is inherently racy; waiting
> that the PCIe write has arrived at the device won't guarantee that an
> interrupt has arrived in the meantime, so there is really no benefit
> in the readback (which, for instance, can be conditionally removed with
> code like the one below).
> 
> I measured the cost of pci_irq_mask_msix() and it goes from 1000-1500ns
> with the readl(), down to 40-50ns without it.
> 
> Once we remove the costly readback, is there any remaining reason
> to overwrite [un]mask_irq() with irq_chip_[un]mask_parent() ?

So you are effectively not masking at all and just rely on hope
instead. I have the utmost confidence in this sort of stuff. Totally.

What you missing is that hitting the config space is causing pretty
high overhead in KVM guests, where the accesses (write and read to the
MSI masks) are trapped all the way to userspace (and back into VFIO),
while the masking at the ITS level is much cheaper.

Masking at the ITS level (and only there) also means that the VM can
be migrated without having to worry about the PBA in each device,
because the pending state is already part of the VM's memory, nicely
tucked away in the RD tables.

Finally, it aligns PCI devices with non-PCI device behaviour,
something that is highly desirable.

For me, that totally beats your interrupt mitigation thing.

Thanks,

	M.

-- 
Jazz isn't dead. It just smells funny.

  reply	other threads:[~2025-12-21 11:55 UTC|newest]

Thread overview: 20+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-05-17 10:30 [PATCH] irqchip/msi-lib: Honor the MSI_FLAG_PCI_MSI_MASK_PARENT flag Marc Zyngier
2025-05-17 19:59 ` Thomas Gleixner
2025-05-23  9:06   ` Marc Zyngier
2025-06-30  8:59     ` Thomas Gleixner
2025-09-03 14:04       ` [patch 0/2] PCI/MSI: Avoid PCI level masking during normal operation if requested Thomas Gleixner
2025-09-03 14:04         ` [patch 1/2] irqchip/msi-lib: Honor the MSI_FLAG_PCI_MSI_MASK_PARENT flag Thomas Gleixner
2025-09-09 12:47           ` [tip: irq/drivers] " tip-bot2 for Marc Zyngier
2025-12-20 19:31           ` [patch 1/2] " Luigi Rizzo
2025-12-21 11:55             ` Marc Zyngier [this message]
2025-12-21 12:41               ` Luigi Rizzo
2025-12-22 16:16                 ` Marc Zyngier
2026-01-08 21:32                   ` Thomas Gleixner
2026-01-08 21:55                     ` Luigi Rizzo
2026-01-09 12:20                       ` Thomas Gleixner
2026-01-09 13:00                         ` Luigi Rizzo
2026-01-09 17:01                           ` Thomas Gleixner
2025-09-03 14:04         ` [patch 2/2] PCI/MSI: Remove the conditional parent [un]mask logic Thomas Gleixner
2025-09-03 17:38           ` Bjorn Helgaas
2025-09-09 12:47           ` [tip: irq/drivers] " tip-bot2 for Thomas Gleixner
2025-09-09 10:21         ` [patch 0/2] PCI/MSI: Avoid PCI level masking during normal operation if requested Marc Zyngier

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=87tsxkdp6s.wl-maz@kernel.org \
    --to=maz@kernel.org \
    --cc=bhelgaas@google.com \
    --cc=linux-kernel@vger.kernel.org \
    --cc=lrizzo@google.com \
    --cc=tglx@linutronix.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox