From: Thomas Gleixner <tglx@linutronix.de>
To: Huacai Chen <chenhuacai@gmail.com>
Cc: Marc Zyngier <maz@kernel.org>,
Huacai Chen <chenhuacai@loongson.cn>,
Bjorn Helgaas <bhelgaas@google.com>,
linux-kernel@vger.kernel.org, loongson-kernel@lists.loongnix.cn,
Xuefeng Li <lixuefeng@loongson.cn>,
Jiaxun Yang <jiaxun.yang@flygoat.com>
Subject: Re: [PATCH 1/2] genirq/msi, platform-msi: Adjust return value of msi_domain_prepare_irqs()
Date: Tue, 30 May 2023 17:03:56 +0200 [thread overview]
Message-ID: <87zg5lj1yb.ffs@tglx> (raw)
In-Reply-To: <CAAhV-H6uZWgZQsVh=1-U2B4ZZZz6EPJ3gkv0mxHSNGOMPB=VwQ@mail.gmail.com>
On Tue, May 30 2023 at 16:34, Huacai Chen wrote:
> On Tue, May 30, 2023 at 4:19 AM Thomas Gleixner <tglx@linutronix.de> wrote:
>> Let's take a step back and look at the larger picture:
>>
>> 1) A PCI/MSI irqdomain is attached to a PCI bus
>>
>> 2) The number of PCI devices on that PCI bus is usually known at boot
>> time _before_ the first device driver is probed.
>>
>> That's not entirely true for PCI hotplug devices, but that's hardly
>> relevant for an architecture which got designed less than 10 years
>> ago and the architects decided that 256 MSI vectors are good enough
>> for up to 256 CPUs. The concept of per CPU queues was already known
>> at that time, no?
> Does this solution depend on the per-device msi domain? Can we do that
> if we use the global msi domain?
In principle it should not depend on per-device MSI domains, but I
really don't want to add new functionality to the old operating models
as that does not create an incentive for people to convert their stuff
over.
>> So the irqdomain can tell the PCI/MSI core the maximum number of vectors
>> available for a particular bus, right?
>>
>> The default, i.e if the irqdomain does not expose that information,
>> would be "unlimited", i.e. ULONG_MAX.
> OK, thanks, but how to expose? By msi_domain_info::hwsize?
Probably. Needs a proper helper around it.
Thanks,
tglx
next prev parent reply other threads:[~2023-05-30 15:04 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-05-27 5:46 [PATCH 0/2] Add machanism to limit msi allocation for Loongson Huacai Chen
2023-05-27 5:46 ` [PATCH 1/2] genirq/msi, platform-msi: Adjust return value of msi_domain_prepare_irqs() Huacai Chen
2023-05-27 14:03 ` Thomas Gleixner
2023-05-28 3:42 ` Huacai Chen
2023-05-29 7:44 ` Thomas Gleixner
2023-05-29 9:35 ` Huacai Chen
2023-05-28 7:47 ` Marc Zyngier
2023-05-28 12:07 ` Huacai Chen
2023-05-29 9:27 ` Thomas Gleixner
2023-05-29 9:36 ` Huacai Chen
2023-05-29 20:19 ` Thomas Gleixner
2023-05-30 8:34 ` Huacai Chen
2023-05-30 12:22 ` Thomas Gleixner
2023-05-30 15:03 ` Thomas Gleixner [this message]
2023-06-01 15:18 ` Huacai Chen
2023-06-02 1:10 ` bibo, mao
2023-05-27 5:46 ` [PATCH 2/2] irqchip/loongson-pch-msi: Add machanism to limit msi allocation Huacai Chen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87zg5lj1yb.ffs@tglx \
--to=tglx@linutronix.de \
--cc=bhelgaas@google.com \
--cc=chenhuacai@gmail.com \
--cc=chenhuacai@loongson.cn \
--cc=jiaxun.yang@flygoat.com \
--cc=linux-kernel@vger.kernel.org \
--cc=lixuefeng@loongson.cn \
--cc=loongson-kernel@lists.loongnix.cn \
--cc=maz@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox