From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f48.google.com (mail-wr1-f48.google.com [209.85.221.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2CFD917A2E6 for ; Sat, 3 Jan 2026 16:38:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.48 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767458298; cv=none; b=cvZI3m8wMkgFQcd6PL+hRasUydJLkH/avwXoG3yWkzxheuQ2ofrikJHUpf9cl4h+A5xnz7qi+06/UqWFDNhU4+mSif8QVM37aAphVoh4adrxSIwZI+Fbx5jZjFK+sHqtFN2zB2PahZnXZ1s0jCDPT9nelhdLjmweexuQ5bu0Cyg= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767458298; c=relaxed/simple; bh=8yaO0Fajuy9b0k1nF3K3GS3z7U+4bLtrpKMKJvrsY2I=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=f9950uqQKG6+LfjiHqqpQpx15pI5FCSq4PoNeTPoeGWjnx1ys/lmth6g0FHuQ0wwXziUPcuKwkg1lSXagHgvscbTjMePHbabZ1Rmsqfm2Iigv8CXNw30q4l9C+L7s2/piCr4zk5cyV0+sudXPbDqC6AGItl5yJu2eA1B2Vo2YOM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=Y+Uq6OKT; arc=none smtp.client-ip=209.85.221.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="Y+Uq6OKT" Received: by mail-wr1-f48.google.com with SMTP id ffacd0b85a97d-42fbbc3df8fso6347468f8f.2 for ; Sat, 03 Jan 2026 08:38:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1767458294; x=1768063094; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=FEJdWzcgO1wWmrKO/GtACSCjJ2V1a5B/5oU/evmLnQc=; b=Y+Uq6OKTAruKi/awBJvDw0id7KjZZnnuU80MuUlIIsyrbhnk+LWXsYjWPDOt2NAKW4 U2o1ybqifGr9/0zLA09RCPIWADX0KaVyUimkrF0HctyUjv470WELhf23DAgGhOPa/VsF SqUidHeldM/BjrY9jrD6kHyJc6f3Jp1K3OGgWiffozQN40zK0i/nLrLsdb0L5AFQer+2 4voyqkX+ACH3NFMxq7Fb9Zpj/Gp8o9tlSPonhsZMsrVyTwUkNA8ZwNoWjxJ8pbmO6Y3K 0zlzUrCYAnw25to8mnva9f0tMBSo5RXYWFLck0kpkV/sIPeNCcORiS9kZY3JJQxaswuS T28A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767458294; x=1768063094; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=FEJdWzcgO1wWmrKO/GtACSCjJ2V1a5B/5oU/evmLnQc=; b=EKOGK27wdRPT+p55L4Kqso+DlY5+zP+Q4vlQ6qdRAmm4flfwoO8O9vORcNI/aD4FFR 3Ct8dY3kMl0JFUmTBehieLag92t1PsoGplALULsoyIieONeIuW8hsNQSRo6AaHJFDWlY ImfxYYN+Wur822LEqiTz7TusfkJ3qKJIYThGUoXHg7RqxiaUw7Yb1vMUomaz9t066luj qmecUhc51AZdQT6zR4nNAqKcWcFrMmr9h8kwb+u+h9RoBy2/cAUy64yYoam+pkOwJsCT +7C3vkCCMdE1LU2+YUPQ4GSCgdm2XK3D80oM9OKnRFLXzOaMAgdzIkqp3qJ3ht9R3qI3 oXmQ== X-Forwarded-Encrypted: i=1; AJvYcCVLkKTJ1Ff5nFtb9aLNDC2RbDivzhROYOIOGu7Yr0yxymuLQFoQno4sYQxS3Hb16TIdX+y24kfbw5H4pP8=@vger.kernel.org X-Gm-Message-State: AOJu0YyuN2Sql/UmHRPuA5Oiik8n5oQ9vYkiR7M7YNC6zGSG6JVLvy9a J8yNPz4dn9myXqAgb6TOQfdSatIMxYVtwf5Dyk3oHADlukCz4IbiWgzNJ5F5ItrnzGY= X-Gm-Gg: AY/fxX7R5RgHJvvU6jPp/SMvRK/hgAFdSrfq03ycAJ0CoMudWN8Fibv/mQSPgaJrKsW yujWbDShGXDbI+xdkJY9e12cfWb0KeiTNiuS6e7KFRRrQuLIAYp6cK2PrAUrg7dpB5+kTDJsUU4 8ifP6rR3F92K03dPJuwsd0dpOYMcG40xbZ4I/28q+70jWheX/1OlPE4atJp8loCJpOKPdtpoIpH 7DF1bPG937CoUNMCz7xeQTw8rTJjvn588XSpmgxfsgNSJUHljDxk3E+o6SQl4dQZEr8MinhqNlu COm+QR/1EgNumK3mZrAP5nkChLUm5toMf1UWq+k8tnhb6EZTSSKX0j9peN69K4UL+RnyyEA5UQT gq1mQKbMARsstPdMvM3QWyrZ6a9aKRXvz2hDvA+6tTEM7akYCl/C8rkDEDC9hqbvNOzsEdEZImj UeFA8iPUToBH8wrw43 X-Google-Smtp-Source: AGHT+IG4JAdlO0U8i+J5bpIjo4ekwqJRiQzRTsLhZBn+ylFbVsnbcAn7FdWwOfpr/LkRch/vZBHwDw== X-Received: by 2002:a05:600c:540e:b0:479:2651:3f9c with SMTP id 5b1f17b1804b1-47d1955794dmr485976865e9.14.1767458294378; Sat, 03 Jan 2026 08:38:14 -0800 (PST) Received: from [192.168.1.3] ([185.48.77.170]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-47d6be5e2eesm19201905e9.5.2026.01.03.08.38.13 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Sat, 03 Jan 2026 08:38:13 -0800 (PST) Message-ID: <951f10c5-e1ac-45d4-b7ca-56aa32e57cd6@linaro.org> Date: Sat, 3 Jan 2026 16:38:12 +0000 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH] perf vendor events arm64: Remove uncountable events To: Ian Rogers Cc: John Garry , Will Deacon , Mike Leach , Leo Yan , Peter Zijlstra , Ingo Molnar , Arnaldo Carvalho de Melo , Namhyung Kim , Mark Rutland , Alexander Shishkin , Jiri Olsa , Adrian Hunter , Akio Kakuno , Yoshihiro Furudera , linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-perf-users@vger.kernel.org References: <20251231-james-perf-uncountable-events-v1-1-f2d9932999fd@linaro.org> Content-Language: en-US From: James Clark In-Reply-To: Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 8bit On 02/01/2026 3:29 pm, Ian Rogers wrote: > On Wed, Dec 31, 2025 at 4:13 AM James Clark wrote: >> >> These events are never countable by the PMU and are only intended to >> be used as external inputs to trace. Therefore showing them in 'perf >> list' is misleading so remove them. > > What does "trace" mean in this context? > CPU trace, Either ETE (Embedded Trace Extension) or ETM (Embedded Trace Macrocell). You can select PMU events as inputs to the trace block to make it do things like start and stop tracing. > Thanks, > Ian > >> The generator script doesn't emit these events when used with the new >> telemetry-solution input files [1]. >> >> 'perf list' should only show countable events because there are events >> that are sometimes implemented, sometimes countable and sometimes not, >> for example TRB_TRIG. If we always include any implemented events >> whether they are countable or not then it's not possible to tell whether >> they are usable in perf without going to the docs, defeating the point >> of 'perf list'. >> >> It's also not useful yet to display implemented events that are not >> countable (for help in using trace rather than perf stat), because >> PMU_OVFS and PMU_HOVFS are practically always implemented and TRB_TRIG >> is always implemented when there is TRBE. >> >> [1]: https://gitlab.arm.com/telemetry-solution/telemetry-solution/-/tree/main/data/pmu/cpu >> >> Signed-off-by: James Clark >> --- >> tools/perf/pmu-events/arch/arm64/arm/cortex-a510/pmu.json | 8 -------- >> tools/perf/pmu-events/arch/arm64/common-and-microarch.json | 12 ------------ >> tools/perf/pmu-events/arch/arm64/fujitsu/monaka/pmu.json | 10 ---------- >> 3 files changed, 30 deletions(-) >> >> diff --git a/tools/perf/pmu-events/arch/arm64/arm/cortex-a510/pmu.json b/tools/perf/pmu-events/arch/arm64/arm/cortex-a510/pmu.json >> deleted file mode 100644 >> index d8b7b9f9e5fa..000000000000 >> --- a/tools/perf/pmu-events/arch/arm64/arm/cortex-a510/pmu.json >> +++ /dev/null >> @@ -1,8 +0,0 @@ >> -[ >> - { >> - "ArchStdEvent": "PMU_OVFS" >> - }, >> - { >> - "ArchStdEvent": "PMU_HOVFS" >> - } >> -] >> diff --git a/tools/perf/pmu-events/arch/arm64/common-and-microarch.json b/tools/perf/pmu-events/arch/arm64/common-and-microarch.json >> index 2416d9f8a83d..468cb085d879 100644 >> --- a/tools/perf/pmu-events/arch/arm64/common-and-microarch.json >> +++ b/tools/perf/pmu-events/arch/arm64/common-and-microarch.json >> @@ -432,24 +432,12 @@ >> "EventName": "TRB_WRAP", >> "BriefDescription": "Trace buffer current write pointer wrapped" >> }, >> - { >> - "PublicDescription": "PMU overflow, counters accessible to EL1 and EL0", >> - "EventCode": "0x400D", >> - "EventName": "PMU_OVFS", >> - "BriefDescription": "PMU overflow, counters accessible to EL1 and EL0" >> - }, >> { >> "PublicDescription": "Trace buffer Trigger Event", >> "EventCode": "0x400E", >> "EventName": "TRB_TRIG", >> "BriefDescription": "Trace buffer Trigger Event" >> }, >> - { >> - "PublicDescription": "PMU overflow, counters reserved for use by EL2", >> - "EventCode": "0x400F", >> - "EventName": "PMU_HOVFS", >> - "BriefDescription": "PMU overflow, counters reserved for use by EL2" >> - }, >> { >> "PublicDescription": "PE Trace Unit external output 0", >> "EventCode": "0x4010", >> diff --git a/tools/perf/pmu-events/arch/arm64/fujitsu/monaka/pmu.json b/tools/perf/pmu-events/arch/arm64/fujitsu/monaka/pmu.json >> deleted file mode 100644 >> index 65bd6cdd0dd5..000000000000 >> --- a/tools/perf/pmu-events/arch/arm64/fujitsu/monaka/pmu.json >> +++ /dev/null >> @@ -1,10 +0,0 @@ >> -[ >> - { >> - "ArchStdEvent": "PMU_OVFS", >> - "BriefDescription": "This event counts the event generated each time one of the condition occurs described in Arm Architecture Reference Manual for A-profile architecture. This event is only for output to the trace unit." >> - }, >> - { >> - "ArchStdEvent": "PMU_HOVFS", >> - "BriefDescription": "This event counts the event generated each time an event is counted by an event counter and all of the condition occur described in Arm Architecture Reference Manual for A-profile architecture. This event is only for output to the trace unit." >> - } >> -] >> >> --- >> base-commit: cbd41c6d4c26c161a2b0e70ad411d3885ff13507 >> change-id: 20251230-james-perf-uncountable-events-28adfb93b73f >> >> Best regards, >> -- >> James Clark >>