From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ej1-f68.google.com (mail-ej1-f68.google.com [209.85.218.68]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 53EB436166B for ; Fri, 13 Feb 2026 14:40:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.68 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770993648; cv=none; b=DB+dvxQw4pyU5VVnWyCXT6XroU2HpmH/l2w4LbrnxnZNQKtsIpZ1Gnk+P4es6CccKiHHO5i3rJJNwViI/ehq+E1GORICgYIS2qMlC9CfPqwoHtMPDP1Y2aAnsuT/H/WmnuQufi5dHhtCYK0VbrFo2udNQXLkCvErdXXgpl6Iciw= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770993648; c=relaxed/simple; bh=/GcPy/wHjt3CURV19eyqQGTVamLsBIbhBGEW0CJ6xeQ=; h=Mime-Version:Content-Type:Date:Message-Id:Subject:From:To:Cc: References:In-Reply-To; b=lYoXAmcqBzY7hvIqeZDuvpJDavp4nO/L4rFU7A+RnCB9k/804HCZiuvhCdUkgu0wag+P/d5Z7OCWdgVv9FoeVku9DzWHk9aZ0rCzYWRdPondM563/HgWdCz1IiF9NBtvU87pbd1E0oHw9azzKfHt1NClHC3AXRtgxJA/dZDq5sQ= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com; spf=pass smtp.mailfrom=fairphone.com; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b=BQSSLWen; arc=none smtp.client-ip=209.85.218.68 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=fairphone.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b="BQSSLWen" Received: by mail-ej1-f68.google.com with SMTP id a640c23a62f3a-b8845cb580bso160487366b.3 for ; Fri, 13 Feb 2026 06:40:47 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fairphone.com; s=fair; t=1770993646; x=1771598446; darn=vger.kernel.org; h=in-reply-to:references:cc:to:from:subject:message-id:date :content-transfer-encoding:mime-version:from:to:cc:subject:date :message-id:reply-to; bh=O1LNfmW4Gw6DbKMsootSDXE2OhAklLNXTq/pabBH5ak=; b=BQSSLWen5kM5u9zlMAAEv4WHQfkYKkebZGlbj4OH09AmJy7RDOVACnPlemVBneT9Rj fYENv2TUJWysfCS9vagW+kofQ+so6cEylBxmnOAVQgbbncTQcKUvGwJXdr5xa+fFtpiX Q0yfB6QhEOc0fHnOcsH64xh5xRMT6dcDphdsPj1xVTuaqBIgmSjhG0w4Ko5lZWMpgX8H LTnkm+5h37j6VfIQRV6NrqitC1Ri4dIj5K+eX5OfRF4YatMT5i/aIJp0XAJMAOXMw75s 2XYt5KMXKDE9JNj0H8ofOQsHP772ZbNz3SwP/Vvw38jgcO/CEUAnBUADsVAza3zFaLBA q5iA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770993646; x=1771598446; h=in-reply-to:references:cc:to:from:subject:message-id:date :content-transfer-encoding:mime-version:x-gm-gg:x-gm-message-state :from:to:cc:subject:date:message-id:reply-to; bh=O1LNfmW4Gw6DbKMsootSDXE2OhAklLNXTq/pabBH5ak=; b=HoWpgVolvIDyBOXXeDBfKJXE9oz0Fg7wWGhC21SF+5A5XYH4hnXUgjCML2cNK4jvjW V+0qh7x/gZZAQsed2SLOX7S4o/eZ6779FS/RiUS63FxVIrsr5Xp0UctC+k3vufzn/25W sZr6HTQv6KVI7wm4p8MYh4Wd3j1bMY5UabUvLiSEi4G1nbBCWczaTtY7Wgj3eSR+txHJ 4PDTBwAiofdyMXdesqgEhLob3ozzYqpGnsE/Bn1uveYdA3YDrjAenQXA1stFGPGCV5Lp G3Gq/pnk9XlNu7rEjZ/ch2NVSlLNKh73BDV2a2AcVggIkPQIs49AIGrOxUQcSlJ+AX25 tTdQ== X-Forwarded-Encrypted: i=1; AJvYcCUV69AtzxYhWMhC9PQHuWPC5aUQEDm6dK+JgLOn0PR0Id6WF5QiwOMqWK40MDEOpkhZjv7j/2Jif8kF7oQ=@vger.kernel.org X-Gm-Message-State: AOJu0YxE+TFKseI6kooT+CIK3HJgxcefzz5ODSHdceYTfYXlR8vBJFZG vTiIYK9VCDtlDpivcAflEGzmt6JCvrBYgkUntyBwqJllFHhFX28usCup7UlIdL0/ntU= X-Gm-Gg: AZuq6aIvBM/X+ja5+950ZTxmQEiHRLXcON1fSMKdEeAkpcx+TJ3F0iCp6WOuOqgfYu2 4HUsY3I6JrTl29WhJ1YLxD6ueePbRCcwjA3U044XzHxRB9LWGISXNjNNKuJnMDaoUD2d9eQtUe3 iQkVcVa6t2lWNGlGggVoBL6JquXvzPlFEPgRty735JvhLCJlDDvC2fKG4mkZVZ787gyzyG9WK9T u0Y88WpF/DB8oWpY/aopVL3wr6SaF/FfzeibScJpmnMMsIXH/EKNcUxN4N47gpj+nucpiz/lI9c UsXauSX0+KzpnjTPhHHweplxjKg1sJAQxCWp8CuK8uYiu4bEcCYcEFUYcmD6b6dUL2B28SphfvC 62DJ/QTLrvoUscnJVVRfTrCjS70zrZTtvnyX2N19Xks5QwGscOouV8ttmzxuSe8NR2dWXX3QH56 rm2Xo97CYjESHAf6kz0OIeMAkxS7OJy69ML4lCPhhyt5SuJ3karf78COMrG9Kd4rbSkia7 X-Received: by 2002:a17:907:6d13:b0:b88:6327:d0eb with SMTP id a640c23a62f3a-b8fb4779425mr110391766b.65.1770993645651; Fri, 13 Feb 2026 06:40:45 -0800 (PST) Received: from localhost (144-178-202-138.static.ef-service.nl. [144.178.202.138]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b8f708e25dasm254442666b.4.2026.02.13.06.40.45 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Fri, 13 Feb 2026 06:40:45 -0800 (PST) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset=UTF-8 Date: Fri, 13 Feb 2026 15:40:44 +0100 Message-Id: Subject: Re: [PATCH v2] arm64: dts: qcom: milos-fairphone-fp6: Add Hall Effect sensor From: "Luca Weiss" To: "Dmitry Baryshkov" , "Luca Weiss" Cc: "Bjorn Andersson" , "Konrad Dybcio" , "Rob Herring" , "Krzysztof Kozlowski" , "Conor Dooley" , "Dmitry Torokhov" , <~postmarketos/upstreaming@lists.sr.ht>, , , , X-Mailer: aerc 0.21.0-0-g5549850facc2 References: <20260213-fp6-hall-sensor-v2-1-ecd113d4919c@fairphone.com> In-Reply-To: On Fri Feb 13, 2026 at 3:33 PM CET, Dmitry Baryshkov wrote: > On Fri, Feb 13, 2026 at 03:21:06PM +0100, Luca Weiss wrote: >> Add a node for the Hall Effect sensor, used to detect whether the Flip >> Cover is closed or not. >>=20 >> The sensor is powered through vreg_l10b, so let's put a >> regulator-always-on on that to make sure the sensor gets power. >>=20 >> Signed-off-by: Luca Weiss >> --- >> As pointed out in v1, this would preferably go via some vdd-supply to >> gpio-keys, but this support does not exist yet. > > This usually means that it can be implemented by the submitter, sorry... Honestly right now my motivation to (re-)submit Milos patches is dropping. Every patch series I send (cci, ufs, wifi, bluetooth, hall effect) is opening a new hole for yak shaving and the ones that don't are taking forever to land, leading to me not wanting to send more due to merge conflicts between the patches. For trivial things like this, shall I hide/ignore that there's a VDD for the hall sensor? In practice the vdd will be on 99% of the time anyways due to it being used for other purposes. I do get the desire to have proper hardware description, but requiring submitters to yak shave their way through various subsystems of the kernel is a bit much. I've just recently yak-shaved my way through a limitation of the gdsc driver[0] leading to some issues I could've ignored (because CCI worked when the display was on), but even that thread is currently stuck on someone explaining some intricacies of how Qualcomm SoCs work internally. Even though I have access to quite some Qualcomm docs about this SoC, I'm fairly sure there's zero docs explaining any of that what was asked there because it's $secret_sauce. [0] https://lore.kernel.org/linux-arm-msm/20260116-milos-camcc-icc-v1-0-400= b7fcd156a@fairphone.com/ Regards Luca > >> --- >> Changes in v2: >> - Add pinctrl for gpio70 >> - Link to v1: https://lore.kernel.org/r/20260116-fp6-hall-sensor-v1-1-69= 275c6bd809@fairphone.com >> --- >> arch/arm64/boot/dts/qcom/milos-fairphone-fp6.dts | 21 +++++++++++++++++= +++- >> 1 file changed, 20 insertions(+), 1 deletion(-) >>=20