From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.8 required=3.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 3BC96C433EF for ; Mon, 20 Sep 2021 15:31:42 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 1B03C6115B for ; Mon, 20 Sep 2021 15:31:42 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S241552AbhITPdH (ORCPT ); Mon, 20 Sep 2021 11:33:07 -0400 Received: from mail.kernel.org ([198.145.29.99]:56806 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S241519AbhITPdF (ORCPT ); Mon, 20 Sep 2021 11:33:05 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 80F0E60F58; Mon, 20 Sep 2021 15:31:36 +0000 (UTC) Date: Mon, 20 Sep 2021 16:31:33 +0100 From: Catalin Marinas To: Vincenzo Frascino Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kasan-dev@googlegroups.com, Andrew Morton , Will Deacon , Dmitry Vyukov , Andrey Ryabinin , Alexander Potapenko , Marco Elver , Evgenii Stepanov , Branislav Rankov , Andrey Konovalov , Lorenzo Pieralisi , Suzuki K Poulose Subject: Re: [PATCH 3/5] arm64: mte: CPU feature detection for Asymm MTE Message-ID: References: <20210913081424.48613-1-vincenzo.frascino@arm.com> <20210913081424.48613-4-vincenzo.frascino@arm.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20210913081424.48613-4-vincenzo.frascino@arm.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Sep 13, 2021 at 09:14:22AM +0100, Vincenzo Frascino wrote: > diff --git a/arch/arm64/kernel/cpufeature.c b/arch/arm64/kernel/cpufeature.c > index f8a3067d10c6..a18774071a45 100644 > --- a/arch/arm64/kernel/cpufeature.c > +++ b/arch/arm64/kernel/cpufeature.c > @@ -2317,6 +2317,16 @@ static const struct arm64_cpu_capabilities arm64_features[] = { > .sign = FTR_UNSIGNED, > .cpu_enable = cpu_enable_mte, > }, > + { > + .desc = "Asymmetric Memory Tagging Extension", I'd give this a better name as it's not entirely clear what it does. In the ARM ARM this is described as "asymmetric Tag Check Fault handling". Maybe just rename it to "Asymmetric MTE Tag Check Fault". Similarly in the Kconfig if you added one. Otherwise: Reviewed-by: Catalin Marinas