Re: [PATCH net v2 0/3] net: phy: mscc: support VSC8501

Russell King (Oracle)
2023-05-23T09:13:08Z

On Tue, May 23, 2023 at 11:04:02AM +0200, David Epping wrote:
> Hello,
>
> this updated series of patches adds support for the VSC8501 Ethernet
> PHY and fixes support for the VSC8502 PHY in cases where no other
> software (like U-Boot) has initialized the PHY after power up.
>
> The first patch simply adds the VSC8502 to the MODULE_DEVICE_TABLE,
> where I guess it was unintentionally missing. I have no hardware to
> test my change.
>
> The second patch adds the VSC8501 PHY with exactly the same driver
> implementation as the existing VSC8502.
>
> The third patch fixes the initialization for VSC8501 and VSC8502.
> I have tested this patch with VSC8501 on hardware in RGMII mode only.
> https://ww1.microchip.com/downloads/aemDocuments/documents/UNG/ProductDocuments/DataSheets/VSC8501-03_Datasheet_60001741A.PDF
> https://ww1.microchip.com/downloads/aemDocuments/documents/UNG/ProductDocuments/DataSheets/VSC8502-03_Datasheet_60001742B.pdf
> Table 4-42 "RGMII CONTROL, ADDRESS 20E2 (0X14)" Bit 11 for each of
> them.
> By default the RX_CLK is disabled for these PHYs. In cases where no
> other software, like U-Boot, enabled the clock, this results in no
> received packets being handed to the MAC.
> The patch enables this clock output.
> According to Microchip support (case number 01268776) this applies
> to all modes (RGMII, GMII, and MII).
>
> Other PHYs sharing the same register map and code, like
> VSC8530/31/40/41 have the clock enabled and the relevant bit 11 is
> reserved and read-only for them. As per previous discussion the
> patch still clears the bit on these PHYs, too, possibly more easily
> supporting other future PHYs implementing this functionality.
>
> For the VSC8572 family of PHYs, having a different register map,
> no such changes are applied.
>
> Thanks for your feedback,
> David
>
> --
>
> Changes in v2:
> - adjust cover letter (U-Boot, PHY families)
> - add reviewed-by tags to patch 1/3 and 2/3
> - patch 3/3: combine vsc85xx_rgmii_set_skews() and
> vsc85xx_rgmii_enable_rx_clk() into vsc85xx_update_rgmii_cntl()
> for fewer MDIO accesses
> - patch 3/3: treat all VSC8502 family PHYs the same (regardless of
> bit 11 reserved status)
>
> Additional notes for review:
> - If you want to, feel free to add something like
> Co developed by Vladimir Oltean <olteanv@gmail.com>.
> I did not do that, because the Kernel documentation requires a
> signed off by to go with it.
> Significant parts of the new patch are from your emails.
> - I left the mutex_lock(&phydev->lock) in the
> vsc85xx_update_rgmii_cntl() function, as I'm not sure whether it
> is required to repeatedly access phydev->interface and
> phy_interface_is_rgmii(phydev) in a consistent way.

Nothing should change phydev->interface except:
1. the PHY driver in its ->read_status method when phylib has been
started (via phy_start()).
2. phylib when the PHY is initially being attached.

The config_init methods are called during initial attachment and also
when the phy is being resumed, for neither of which phylib will be in
the "started" mode so (1) doesn't apply, and (2) doesn't apply because
phy_attach_direct() will have set ->interface prior to calling the
config_init method.

As far as a phy driver should be concerned, phydev->interface is
stable while it's being called.

--
RMK's Patch system: https://www.armlinux.org.uk/developer/patches/
FTTP is here! 80Mbps down 10Mbps up. Decent connectivity at last!